

# Logic Design Lab 6

## Experiment 1


*Implement an electronic clock with the following functions.*


### Design Specification :

Input: clk, rst\_n, mode, mode\_long, switch, display\_ctl, freeze\_ctl.

Output: ssd\_ctl [3:0], segs [7:0], led[15:0].


Block diagram:






## Design Implementation :


### 1. FSM :






## 2. Timer


簡化版



## 3. Alarm



## 4. FSM2



Input:

$seco, sec1, min0, min1, hour0, hour1$   
 $day0, day1, month0, month1, year0, year1$

Output: output	$S_0$	$S_1$	$S_2$
out1	seco	hour0	month0
out2	sec1	hour1	month1
out3	min0	day0	year0
out4	min1	day1	year1

## 5. Stopwatch

It was done well at the lab5\_2. Skip.

## 6. Output control

We have used the SSD control from time to time. Skip.

## 7. Selection block (partial code)

```

211  always @*
212      case (state[4:3])
213          `TIME:
214              begin
215                  reg_load_q0 = time_sec0;
216                  reg_load_q1 = time_sec1;
217                  reg_load_q2 = time_min0;
218                  reg_load_q3 = time_min1;
219                  reg_load_q4 = time_hour0;
220                  reg_load_q5 = time_hour1;
221                  reg_load_q6 = time_day0;
222                  reg_load_q7 = time_day1;
223                  reg_load_q8 = time_mounth0;
224                  reg_load_q9 = time_mounth1;
225                  reg_load_q10 = time_year0;
226                  reg_load_q11 = time_year1;
227              end
228  `STW:
229      begin
230          reg_load_q0 = stopwatch_sec0_out;
231          reg_load_q1 = stopwatch_sec1_out;
232          reg_load_q2 = stopwatch_min0_out;
233          reg_load_q3 = stopwatch_min1_out;
234          reg_load_q4 = 0;
235          reg_load_q5 = 0;
236          reg_load_q6 = 0;
237          reg_load_q7 = 0;

```

## 8. Deciding output block

```

315  always @*
316      case (state)
317          `TIME_DISP:
318              begin
319                  sec0 = time_sec0;
320                  sec1 = time_sec1;
321                  min0 = time_min0;
322                  min1 = time_min1;
323                  hour0 = time_hour0;
324                  hour1 = time_hour1;
325                  day0 = time_day0;
326                  day1 = time_day1;
327                  mounth0 = time_mounth0;
328                  mounth1 = time_mounth1;
329                  year0 = time_year0;
330                  year1 = time_year1;
331              end
497  `TIME_SETSEC:
498      begin
499          sec0 = reg_q0;
500          sec1 = reg_q1;
501          min0 = reg_q2;
502          min1 = reg_q3;
503          hour0 = reg_q4;
504          hour1 = reg_q5;
505          day0 = reg_q6;
506          day1 = reg_q7;
507          mounth0 = reg_q8;
508          mounth1 = reg_q9;
509          year0 = reg_q10;
510          year1 = reg_q11;
511      end

```

## Discussion :

## 1. Timer


(1) The counter with star is a special counter that it can receive information from the latter counter. The reason why we need this counter is that when some cases of carrying happens, the first unit of the day and month may be one and

zero. Thus, we need to check the decimal unit to determine whether it is 1 or not.

- (2) The determine block is for the sake that when the month is 1, 3, 5, 7, 8, 10, 12 the number of days is 31 while that of other month are 30 mostly (the number of days in February is 28). Thus, we need to check what the month is to determine the days of that month.

## 2. Alarm

Actually, it is identical to the timer mostly. However, from the block diagram, pieces of information are required to be load to the alarm from the timer in order to determine the setting of the alarm is the same the timer goes to the number.



3. From the block diagram, there is a **FSM2** on that. The function of the FSM2 is to switch the pattern on the SSD from (min,sec) to (day,hour), from (day,hour) to (year,month) and from (year,month) to (min,sec). Furthermore, I use Moore model to implement the FSM, because the problem of hazard may be solved easier.
4. The **uniset** block is made by cascading a series of the counter (also be seen as the register) and receive information from a combination circuit for selecting which data load on this block and load data to the timer, alarm and stopwatch to to set the number on the timer, alarm or stopwatch.
5. The selection block is a combination circuit to decide the load data from timer, alarm or stopwatch.
6. The decision block is a combination of 3 parts. The first part is DISP, the general default state for three functions. The second part is setting, which is to let the information of the register load on the timer, alarm or stopwatch. The third function is about freezing in stopwatch, which is done in lab5 (skip).

**Conclusion :**

In my opinion, this experiment is not so challenging as lab5 is. The only one point we need to be aware of is that the first days of a month and the first month of a year is one. However, the whole experiment is very complicate. Sometime, a simple typal error may take us a lot of time to find out the bug. So, I spent lots of time doing the lad as I did in lad5. By the way, for me, perhaps this experiment includes a lot of functions, I may be confused when conducting the FPGA board. Maybe I can assign the button more intuitive next lab.

**Reference :**

1. The handout and the assignment of logic design  
To review some basic concept of the combination circuit and the problem bulls and cows.
2. The handout of logic design lab  
To program our FPGA board by following the method on the handout of logic design lab.