Logic Design Lab 4


Experiment 1

Construct a 4-bit synchronous binary down counter (b3b2b1b0) with the 1-Hz clock frequency from lab3 and use 4 LEDs for displaying the binary values.

I/O	f_{crystal}	b3	b2	b1	b0
Site	W5	V19	U19	E19	U16

Design Specification:

Input: clk,rst.
Output: b [3:0].
Block diagram:



Design Implementation:

Verilog code:

```
35
     module lab4_1(
23 ¦
                                                              36
                                                                    // Combinational logics
     b, // output
24 !
                                                                    always @*
                                                              37
25
     clk, // global clock
                                                              38
                                                                         b_{tmp} = b - 1'b1;
26 :
     rst // active high reset
                                                              39
27
                                                              40
                                                                    // Sequential logics: Flip flops
28
     output reg [3:0]b;
                                                                    always @(posedge clk_new or negedge rst)
                                                             41
     input clk;
                                                                         if (~rst)
                                                             42
30 !
     input rst;
                                                                          b<=4'b1111;
                                                             43
     wire clk_new;
31
32 ¦
     reg [3:0]b_tmp;
                                                             44
33
                                                             45
                                                                         else b<=b_tmp;
     clk_1HZ UO(.clk_out(clk_new),.clk(clk),.rst_n(rst));
                                                             46
                                                             47
                                                                    endmodule
```

Discussion:

- 1. This experiment is based on the previous lab (lab 3). That is to say, we only need to change the "plus 1" from the lab3 to "minus 1" as well as the initial value in the counter (optional) so that we can get the result we want.
- 2. We skip the discussion of the frequency from 100MHz to 1Hz because it would be well discussed in the lab3.

Conclusion:

This experiment is pretty easy. We only need to copy the code from the lab3 and change some parameters so that we can implement the circuit we want.

.

Experiment 2


Combine the 4-bit synchronous binary down counter from exp1 with a binary-to-seven-segment-display decoder (from lab2) to display the binary counting in 7-segment display.

Design Specification:

Input: clk,rst.

Output: d [7:0], SSD [7:0].

Block diagram:



Design Implementation:

1. Verilog code:

```
23 i
      module lab4_2(clock,rest,d,SSD);
                                                                          module down_counter(
                                                                     24
                                                                          b, //output
24
      input clock;
                                                                         clk, //global clock
                                                                    25
      input rest;
25
                                                                          rst // active high reset
                                                                    26
26
      output [3:0]d;
                                                                    27
                                                                          );
                                                                    28
                                                                          output reg [3:0]b;
27
      output SSD;
                                                                    29
                                                                          input clk;
28
                                                                    30
                                                                          input rst:
      reg clk;
29
                                                                    31
                                                                          wire clk_new;
                                                                          reg [3:0]b_tmp;
30
      reg rst;
                                                                    33
31
                                                                    34
                                                                          lab3_2 UO(.clk_out(clk_new),.clk(clk),.rst_n(rst));
      wire [3:0]b;
32
                                                                    35
                                   Source code
      wire [7:0] SSD;
33
                                                                    36
                                                                          // Combinational logics
                                                                    37
                                                                          always @*
      wire [3:0] d;
34
                                                                    38
                                                                              b_{tmp} = b - 1'b1;
35
                                                                    39
36
                                                                    40
                                                                          // Sequential logics: Flip flops
                                                                    41
                                                                          always @(posedge clk_new or negedge rst)
      down_counter V1(.b(b),.clk(clock),.rst(rest));
37
                                                                              if (~rst)
                                                                    42
      show_SSD V2(.i(b),.d(d),.SSD(SSD));
38
                                                                    43
                                                                              b<=4'b1111;
39
                                                                    44
                                                                    45
                                                                              else b<=b_tmp;</pre>
40
                                                                     46
41
      endmodule
                                                                          endmodule
```

```
23
     module lab3_2(
                                                          always@(posedge trigger or negedge rst_n)begin
                                                    46
24 | clk_out,
                                                    47
                                                          if (~rst_n)
25 | clk,
                                                          clk_t<=0;
                                                    48 :
26 !
     rst_n
                                                    49
                                                          else
27
     );
                                                    50
                                                         clk_t =~clk_t;
28
                                                    51
                                                          end
29 i
     output clk_out;
                                                    52
30 1
     input clk;
                                                    53
                                                          // Combinational logics: increment, neglecting overflow
31 ¦
    input rst_n;
                                                    54
                                                          always @(cnt)begin
33 | reg [25:0]cnt_temp;
                                                    55
                                                          cnt_temp = cnt + 1'b1;
34 | reg [25:0]cnt;
                                                    56
                                                          end
35 | reg clk_t;
                                                    57
36 wire rst_d;
                                                    58
                                                          // Sequential logics: Flip flops
37 ¦
    wire trigger;
                                                    59
                                                          always @(posedge clk or negedge rst_d)begin
38
    wire clk out;
                                                    60
                                                          if (~rst_d)
39
                                                          cnt<=26′d0;
                                                    61
40 / Dividied frequency
                                                    62 !
                                                          else
41
     assign clk_out =clk_t;
                                                    63
42 assign trigger = (cnt== 25'd50000000);
                                                          cnt<=cnt_temp;</pre>
43 ¦
    assign rst_d =(trigger||rst_n);
                                                    64 ¦
                                                          end
44
                                                    65
    // T-FF
                                                    66 ¦
                                                          endmodule
46 | always@(posedge trigger or negedge rst_n)begin
```

Discussion:

- This lab is the combination of the lab4_1 and the binary to SSD decoder. Thus we
 only need to use the module made in lab4_1 and combine it with the decoder
 and then we can get the circuit.
- 2. The decoder I used is the conventional logic design way to find the Boolean function of each segment. However, there are another way to implement the circuit with higher language and it will be used in the latter experiments.

Conclusion:

Because the experiment is quite simple. I think it is a good chance to recall the implementation of SSD decoder, which can be seen as the base of the following experiment.

Experiment 3

Construct a single digit BCD down counter with a 2-Hz clock as the clock frequency and display on the seven-segment display.


1/0	$f_{crystal}$	f_out	rst
Site	W5	U16	V17

Design Specification:

Input: clk,rst.

Output: d [7:0], SSD [7:0].

Block diagram:



Design Implementation:

1. BCD counter

```
50
23
     module bcd_counter(
                                                                // Combinational logics
     b, // output
                                                           37
                                                                always @*
25
   clk, // global clock
                                                           38
                                                                    if(b!=4'b0000) b_tmp = b - 1'b1;
    rst // active high reset
26
                                                           39
                                                                   else b_tmp=4'b1001;
27
                                                           40
28
    output reg [3:0]b;
                                                                // Sequential logics: Flip flops
                                                           41
29
    input clk;
                                                           42
                                                                always @(posedge clk_new or negedge rst)
30
     input rst;
                                                           43
                                                                    if (~rst) b<=4'b1001;
     wire clk_new;
31
                                                                     else b<=b_tmp;</pre>
                                                           44
    reg [3:0]b_tmp;
32
                                                           45
33
                                                                endmodule
34 clk_2HZ(.clk_out(clk_new),.clk(clk),.rst_n(rst));
35
```

2. 2HZ clock.

```
module clk_2HZ(clk_out,clk,rst_n);
                                                        48
24
                                                        49
                                                              // Combinational logics: increment, neglecting overflow
25
    output clk_out;
    input clk;
                                                        50
                                                              always @(cnt)begin
26
27
    input rst_n;
                                                        51
                                                              cnt_temp = cnt + 1'b1;
28
                                                        52
                                                              end
29
    reg [25:0]cnt_temp;
                                                        53
30 ¦
    reg [25:0]cnt;
                                                        54
                                                              // Sequential logics: Flip flops
    reg clk_t;
31
                                                              always @(posedge clk or negedge rst_d)begin
32 |
    wire rst_d;
                                                        55
33
    wire trigger;
                                                        56
                                                              if (~rst_d)
34
    wire clk_out;
                                                              cnt<=26′d0;
                                                        57
35
                                                        58
                                                              else
36
    // Dividied frequency
37
                                                        59
    assign clk_out =clk_t;
                                                              cnt<=cnt_temp;</pre>
38
    assign trigger = (cnt== 26'd25000000);
                                                        60
                                                              end
39
    assign rst_d =(trigger||rst_n);
                                                        б1
40
                                                        62
                                                              endmodule
41
    // T-FF
    always@(posedge trigger or negedge rst_n)begin
43
    if (~rst_n)
45 | else
    clk_t =~clk_t;
46
47
    end
```

3. SSD decoder

```
23 |
    output [7:0] SSD;
24 | output d;
25 | input [3:0] q;
26
    reg [3:0] d;
27
    integer idx;
    reg [7:0] SSD;
28 !
29 | always@(q)
30 | begin
   for(idx=0; idx < 4; idx = idx +1) //assign 4-bit binary
31
32
        d[idx] \Leftarrow q[idx];
33 ¦
    case (q)
34 4'd0 : SSD<=8'b000000011;
    4'd1 : SSD<=8'b10011111;
35 ¦
36
    4'd2 : SSD<=8'b00100101;
37
    4'd3 : SSD<=8'b00001101;
39 | 4'd5 : SSD<=8'b01001001;
40 4'd6 : SSD<=8'b01000001;
    4'd7 : SSD<=8'b00011111;
41
42 | 4'd8 : SSD<=8'b00000001;
43 4'd9 : SSD<=8'b00001001;
44 default SSD<=8'b000000000;
45
    endcase
    end
46
47
    endmodule
```

Discussion:

- Compared to the lab4_2, we need consider that we need to set the limit for BCD counter.
- 2. We are also assigned to implement 2HZ clock, and it can be made by dividing the parameter we used in 1 HZ clock by 2.

Conclusion:


This experiment is also simple. However, it is a little awkward that when I demoed the experiment to TAs, it turned out that the clock I made is 2s but not 2HZ. This remind me that even if the experiment isn't complicated, we are also encouraged to assign our parameters and design our circuit carefully.

Experiment 4

Construct a two-digit BCD up counter with a 1-Hz clock as the clock frequency and display on the seven-segment display.

Design Specification:

Input: clk,rst.
Output: SSD [7:0].
Block diagram:



Design Implementation:

2-digit BCD up counter:

```
module BCD_UP(
                                                                      46
                                                                                else if (b1!=4'd9)begin
24 b1, // output
                                                                                 b1_{tmp} = b1 + 1'b1;
                                                                      47
    b2, // output
25
                                                                      48
                                                                                 b2_{tmp} = b2;
    clk, // global clock
27 rst // active high reset
                                                                      49
                                                                                 end
28 );
                                                                      50
                                                                                else
29
    output reg [3:0]b1;
                                                                      51
                                                                                begin
30
    output reg [3:0]b2;
                                                                                 b1_tmp=4'd0;
                                                                      52
31 input clk;
                                                                                 b2_{tmp} = b2 + 1'b1;
32
    input rst;
                                                                      53
33
     wire clk_new;
                                                                      54
34 | reg [3:0]b1_tmp;
                                                                      55
35
     reg [3:0]b2_tmp;
                                                                      56
                                                                            // Sequential logics: Flip flops
                                                                      57
                                                                            always @(posedge clk_new or negedge rst)
37
     clk_10HZ U0(.clk_out(clk_new),.clk(clk),.rst_n(rst));
                                                                      58
                                                                                 if (~rst)begin
38
39
     // Combinational logics
                                                                                  b1<=4'd0;
                                                                      59
     always @*
40
                                                                      60
                                                                                  b2<=4'd0;
41
        if((b2==4'd9)&&(b1==4'd9))begin
                                                                                  end
                                                                     61
        b1_tmp=4'd0;
42
                                                                     62
                                                                                 else
43
        b2_{tmp}=4'd0;
44
                                                                     63
                                                                                   begin
45
                                                                      б4
                                                                                  bl≪bl_tmp;
        else if(b1!=4'd9)begin
                                                                      65
                                                                                  b2<=b2_tmp;
         b1_{tmp} = b1 + 1'b1;
47
                                                                                   end
48
         b2_{tmp} = b2;
                                                                            endmodule
         end
```

Implementation of clocks (skip) SSD and SSD control (skip)

Discussion:

- When we program the Verilog code, it is important that when we use higher language, we need to be careful that all the conditions are included in the implement code.
- 2. After thinking how to implement 2-digit BCD up counter, I think it is easier to implement the circuit by dividing 2-digit and considering each digit as a number instead of considering the 2-digit as a number, which means we separate the 2-digit number to ten digit and unit digit. Because, by use the method, we can use two SSD decoders with SSD control to implement the circuit. However, if we use the method, we need to think throughout and logically to avoid omitting the case we don't consider.

Conclusion:

From the block diagram, it is obvious that this experiment is more complex than the previous experiments. However, I think this experiment is the core experiment of this lab because it helps us integrate the skills of how to implement clock with different frequencies, SSD as well as SSD control and BCD counter.

Reference:

1. The handout and the assignment of logic design

To review some basic concept of the combination circuit and the problem bulls and cows.

2. The handout of logic design lab

To program our FPGA board by following the method on the handout of logic design lab.