# Programming Assignment 1 - Formal Design Design for Basic RISC-V Execution Group 55

Maxwell Bruce Samuel Woolledge Jiapei Kuang

# Goal:

To simulate a single-cycle RISC-V processor in C that can take in the current value of the program counter and executes a single function. Our simulator are able to read/write memory, read/write the register file, and produce a new value for the program counter. Therefore, when the users provide a simple assembly language program, it can be converted and executed in RISC-V assembly.

## **Basic Process of the Simulator:**

After loads the provided file with assembly language instructions, the simulator calls the function execute\_single\_instruction(const uint64\_t pc, uint64\_t\*new\_pc) for each instruction. The simulator will decide which instruction function to call based on the assembly instruction. It will execute the instruction function for reads/writes to memory or the registers.

## **Structure:**

#### Header file:

The simulator needs header files for defining the data types for functions that the team will implement later. Data type for core instruction formats are written based on the following chart from Green Card.

3	31	2	7	26	25	24	20	19	15	14	12	11	7	6	(
	funct7			rs2		rs1		funct3		rd		Opcode			
	imm[11:0]					rs1 funct3		rd		Opcode					
Г	imm[11:5]			rs2		rs1		funct3		imm[4:0]		opco	ode		
Γ	imm[12 10:5]			rs2		rs1		funct3		imm[4:1 11]		opco	ode		
Γ	imm[31:12]							rd		opcode					
Γ	imm[20 10:1 11 19:12]						rd		opcode						

There should be 4 data types in header file, R-type, I-type, S-type(combination of S and SB type instruction), and U-type(combination of U and UJ type instruction).

## **Functions provided by Professor:**

- Memory
  - o memory read
  - o memory write
  - o memory status


First call can only be memory\_read() and the second call can be memory\_read or memory\_write. No further calls allow.

## • Registers

- o register read
- register\_write

Call each function once, further calls will be 0. The function will mask off the register identifiers to be 5 bits.

For the main part of the simulator, below is a brief flow chart of how the simulator execute one instruction. And all the functions that need to be defined are listed and described below.



## Functions that need to be specified:

## • execute single instruction

It will read memory from pc to get the instructions. And by checking the definition initialized by opcode\_tables function, to decide which instruction dispatch to execute.

## • Populate opcode tables

Every instruction have an opcode part as an id to help identify which instruction it is. This populate\_opcode\_tables function include the instruction dispatch (such as riscv\_jal, riscv\_load) and their corresponding opcodes from the Green Card (example below). It will help the execute\_single\_instruction function to decide which instruction to execute.

#### Example:

major dispatch table[0b0000011] = riscv load dispatch;

## OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0000011	000		03/0

## • Dispatch

In each dispatch, it will have a type of instructions that the simulator needs to execute. By reading the opcode of FUNT3 in the Green Card, it will decide which specific instruction to execute.

Though not every instructions have dispatch. For special cases, auipc, lui, Jal, jalr are individual functions and one function that does nothings for fence, CSR, SCALL, EBREAK.

## **Instruction function that needs to be implemented:**

- auipc
- lui
- jal
- jalr
- Load dispatch
  - o lb, lh, lw, ld
  - o lbu, lhu, lwu, ldu (unsigned)
- Branch dispatch
  - o beq, bne
  - o blt, ge
  - o bltu, bgeu (unsigned)
- Store dispatch
  - o sb, sh, sw, sd
- Arithmetic 1 dispatch (also contains RV64)
  - o addiw, addi
  - o slliw, slli
  - o slti, sltiu
  - o srliw, srli
  - o srai, sraiw
  - o xori
  - o andi
  - o ori
- Arithmetic 2 dispatch(also contains RV64)
  - o addw, add
  - o subw, sub
  - o mulw, mul
  - o sllw, sll
  - o mulh, mulhsu
  - o slt, sltu
  - o mulhu
  - o xor
  - o divw, div

- o srl
- o sraw, sra
- o divuw, divu
- o or
- o remw, rem
- o remuw, remu
- $\circ$  and
- Nop
  - o fence
  - o CSR/SCALL/EBREAK