# IBEX based SoC - MILESTONE 3

Ali Ghazal 900171722

Samah Ayman 900171848

Israa Fahmy 900171831

Sarah Ali 900172348

### 1. PLAN:

STEP 1: Hardening the IBEX core with a clean layout. [Done]

STEP 2: Changing the configurations of IBEX core and reporting on the results.

## [Done]

STEP 2: IBEX AHB-Lite bus interface and the testbenches used for verification.

### [Done]

STEP 3: SoC simulation for N5 based SoC generated by SoCGen. [Done ]

STEP 4: Simulate wrapper which contains IBEX core module, interface module and AHB bus. [Undergoing]

## Harden teps:

1) First the part responsible for clock gating in the "prim\_clock\_gating" module in IBEX RTLs needed to be replaced by hand by the module responsible for clock gating in Sky-130. This is need because the synthesizer cannot translate clock gating

- To make this working with the Openlane flow the "SYNTH\_READ\_BLACKBOX\_LIB" configuration needs to be set to 1
- 2) Then after running the flow an error was reported in the routing phase indicating that the design is a "congested design"
  - a. To solve this the area of the core needs to be increased. This is done by decreasing the core utilization to 30
- 3) After word we had a clean layout but with a high delay
  - a. To overcome this SYNTH\_STRATEGY configuration is set to 0, so the flow can aim for the minimum delay
- 4) After word we tried a different set of configurations to minimize the slack so we can use fast clock, to minimize the antenna violations and to make sure that any magic violations are false positives.

#### Notes:


- All the magic violations are false positives because they are minimum hole violations.
- Going below 3.5 for PL\_TARGET\_DENSITY configuration or setting SYNTH\_STRATEGY to 1 result in segmentation violation
- Since, segmentation violation is not a descriptive error, so the error is hard to be figured out. Setting PL\_TARGET\_DENSITY to 3.5 and SYNTH\_STRATEGY to 1 needs to be avoided
- The best combination of configuration is highlighted

## Configurations:

densi	utilizati	strate	Diode	magic	antenn	Timing	Errors
ty	on	gy	Inserti	violatio	а		
			on Strateg	ns	violatio ns		
			y		113		
0.4	30	0	3	17	60	9.72 data requir ed time -20.33 data arrival time	None
						-10.62 slack	
0.3	50	0	3	-	-	-	Error log: during executing: "Psn /openLANE_flow/scripts/openPhySyn.tcl  & tee >&@stdout/openLANE_flow/designs/ibex/ runs/01-12_14-34/logs /placement/openphysyn.log" Last 10 lines: child killed: segmentation violation
0.3	30	0	3				Error log: during executing: "Psn /openLANE_flow/scripts/openPhySyn.tcl  & tee >&@stdout /openLANE_flow/designs/ibex/runs/01- 12_14-56/logs/ placement/openphysyn.log" Last 10 lines: child killed: segmentation violation
0.35	30	0	3	13576	63	9.70 data requir ed time	None

0.4	30	1	3				Error log: during executing: "Psn /openLANE_flow/scripts/openPhySyn.tcl  & tee >&@stdout / openLANE_flow/designs/ibex/runs/01- 12_14-56/logs/ placement/openphysyn.log" Last 10 lines: child killed: segmentation violation
0.35	<b>25</b>	O	3	19	57	9.70 data requir ed time	none
0.4	25	0	3	19	67	9.68 data requir ed time	none

## Top modules layout:



The placement with 3.5 density:

