IBEX based SoC - MILESTONE 2

Ali Ghazal 900171722

Samah Ayman 900171848

Israa Fahmy 900171831

Sarah Ali 900172348

1. PLAN:

STEP 1: Collecting the needed tools. More on this in the tools sections [DONE]

STEP 2: Exploring those tools [undergoing]

STEP 3: Understanding the SoC architecture [undergoing]

STEP 4: Searching for the needed missing modules [undergoing]

STEP 5: Connecting everything together [undergoing]

STEP 6: OPENLANE FLOW [undergoing]

STEP 7: OPENLANE EXPLORATION

STEP 8: Interfacing IBEX core with AHB bus [undergoing]

STEP 9: Interfacing IBEX core with the reset of the SocGen RTL-generated modules

STEP 10: Final Simulation of the SoC on Caravel Chip

Between all steps, we are doing verification whenever possible

2. Tools:

SoC GEN	Generating components for the SoC.
OPENLANE	Automated RTL to GDS-II flow based on OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
IBEX	The main CPU component.
SV2V	Transforming from IBEX' SystemVerilog to verilog to be compatible with Yosys.

3. Progress:

SoC GEN:

- 1. We read the slides and watched the tutorials posted on github
- 2. We experimented with the basic flow of the program
 - a. By modifying the JSON format of IPs, Masters ...
 - b. By trying to understand the hierarchy of the output and functionality of each module
- 3. We produced the N5 demo project and tried hardening it using open lane

IBEX:

- 1. We read its documentation available on GitHub.
- 2. We explored the RTL models of IBEX core, the integration module, and

- tried to formulate a good understanding of the integration module parameters and interfaces.
- 3. We used the default parameters for the integration module during our synthesis (default parameter for the register file: RegFileFF, for example). In order to do so:
 - Firstly we converted the SystemVerilog RTLs to Verilog in order to be compiled by Yosys.
 - Secondly, we ran OpenLANE on the Verilog RTLs of IBEX core for the synthesis step.
 - We got the timing analysis from OpenSTA
 - The point at which the synthesis fails is the OpenROAD step.

4. Problems (solved)

- Yosys does not completely support SystemVerilog so we needed to convert from SystemVerilog to Verilog using SV2V.
- We did this using sv2v .. to automate the tool and account for the dependencies we wrote a bash script based on ibex yosys syn:

```
for file in ../rtl/*.sv; do
  module=`basename -s .sv $file`
  sv2v \
    --define=SYNTHESIS \
    ../rtl/*_pkg.sv \
    -I../vendor/lowrisc_ip/prim/rtl \
    $file \
    $LR_SYNTH_OUT_DIR/generated/${module}.v
done
```

This generated the needed Verilog files.

And we tried synthesizing those files with yosys.

• Script for the config.tcl for IBEX:

```
# Design
set ::env(DESIGN_NAME) soc_m1_b1

set ::env(VERILOG_FILES) "[glob $::env(DESIGN_DIR)/src/*.v]
[glob $::env(DESIGN_DIR)/src/*/*.v] [glob
$::env(DESIGN_DIR)/src/*/*.v]"

set ::env(CLOCK_PERIOD) "14"
set ::env(CLOCK_PORT) "HCLK"
```

5. Problems (undergoing)

- During running OpenLANE, synthesis is failing as a result of combinational network error; the produced RTL models are combinational and they need to be logical instead to be synthesized.
- Information available regarding the field contents of the AHB bus is not sufficient.
 This is needed for designing the interface between the core and the bus generated by SoCGen.

6. Next step

- Understanding the SoC modules generated by SoCGen
- Designing the required interfaces between IBEX Core and the SoCGen modules
- Fixing the bugs occurring during hardening the IBEX core using OpenLANE (errors with OpenROAD step)

7. Outputs

SoCGen output files



Running OpenLANE

```
[INFO]:

[INFO]: Version: rc4
[INFO]: Running non-interactively
[INFO]: Using design configuration at /openLANE flow/designs/ibex/config.tcl
[INFO]: Sourcing Configurations from /openLANE flow/designs/ibex/config.tcl
[INFO]: PDKs root directory: /pdks
[INFO]: PDKs sky130A
[INFO]: Standard Cell Library: sky130 fd_sc_hd
[INFO]: Sturcing Configurations from /openLANE flow/designs/ibex/config.tcl
[WARNING]: CELL_PAD_EXECLUDE is now deprecated; use CELL_PAD_EXCLUDE instead.
[INFO]: Dreparing LEF Files
mergelef.py : Merging LEFs sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: SITEs matched found: 437
mergelef.py : Merging LEFs complete
padLefMacro.py : Padding technology lef file
Derived SITE width (microns): 0.46
Derived SITE height (microns): 5.44
Right cell padding (microns): 3.68
Left cell padding (microns): 0.0
Bottom cell padding (microns): 0.0
Bottom cell padding (microns): 0.0
Skipping LEF padding for MACRO sky130_fd_sc_hd_fill_4
Skipping LEF padding for MACRO sky130_fd_sc_hd_decap_6
```

```
41. Printing statistics.
=== ibex core ===
  Number of wires:
                                  21121
  Number of wire bits:
                                  21355
                                   1979
  Number of public wires:
  Number of public wire bits:
                                   2213
  Number of memories:
                                      0
  Number of memory bits:
                                      0
  Number of processes:
                                      0
  Number of cells:
                                  21197
     $ DLATCH N
     sky130 fd sc hd a2111o 4
                                      2
     sky130 fd sc hd
                      a21110i 4
                                     54
     sky130 fd sc hd
                      a2110 4
                                    327
     sky130 fd sc hd
                      a21bo 4
                                    271
     sky130 fd sc hd
                      a21boi 4
                                     47
     sky130 fd sc hd
                                    403
                      a21o 4
     sky130 fd sc hd
                      a21oi 4
                                    130
     sky130 fd sc hd
                      a220i 4
                                     42
     sky130 fd sc hd
                      a2bb2o 4
                                   1219
     sky130 fd sc hd
                      a2bb2oi 4
                                     24
     sky130 fd sc hd
                      a320 4
                                    467
     sky130 fd sc hd
                      a320i 4
                                    261
     sky130 fd sc hd
                      and2 4
                                    700
     sky130 fd sc hd
                      and3 4
                                    880
     sky130 fd sc hd
                      and4 4
                                     83
                      buf 1
                                   3902
     sky130 fd sc hd
     sky130 fd sc hd
                      buf 8
                                      4
     sky130 fd sc hd
                       conb 1
                                      6
     sky130 fd sc hd
                      dfrtp 4
                                   1650
     sky130 fd sc hd
                      dfstp 4
                                      8
```

Comment: We tried to synthesize IBEX RTLs to generate a net list but turned out that there was a corrupted network inside the generated netlist that we are trying to allocate it originally inside the IBEX verilog files (Error: Combinational network).