
# **ASSIGNMENT 6**

SAMAKSH GUPTA 2019200

## PART 2

#### 1. Running Yosys



#### 2. Netlists for the two designs

#### Design 1

```
module desl(input in, input clk, output out);

//CLKINVX1
//AND2X4
//XNOR2X1
//SDFFX1
//BUFX2
wire in11; wire in12; wire q1; wire q2; wire d; wire q3;

CLKINVX1 inv1(in, in11);
BUFX2 buf1(in, in12);

SDFFX1 ff1(.CK(clk), .D(in11), .Q(q1));
SDFFX1 ff2(.CK(clk), .D(in12), .Q(q2));

XNOR2X1 xnor1(q1,q2,d);
SDFFX1 ff3(.CK(clk), .D(d), .Q(q3));

CLKINVX1 inv2(q3, out);
endmodule
```

#### Design 2

```
M/`include "fast.lib"
module des2(input in, input clk, output out);

//CLKINVX1
//AND2X4
//XNOR2X1
//SDFFX1
//BUFX2
wire in11; wire in12; wire q1; wire q2; wire d; wire q3;

CLKINVX1 inv1(in, in11);
BUFX2 buf2(in, in12);

SDFFX1 ff1(.CK(clk), .D(in11), .Q(q1));
SDFFX1 ff2(.CK(clk), .D(in12), .Q(q2));


AND2X4 and1(q1,q2,d);
SDFFX1 ff3(.CK(clk), .D(d), .Q(q3));


CLKINVX1 inv2(q3, out);
endmodule
~
```

#### **CEC Script**

```
#Source: Google Classroom Assignment-6 (Given)
#gold design
read verilog des1.v
read_liberty -ignore_miss_func -ignore_miss_data_latch fast.lib
#If we don't use the above method we get miter design instantiation error.
design -save lib
prep -flatten -top des1
splitnets -ports;;
design -stash gold
#gate design
read verilog des2.v
read_liberty -ignore_miss_func -ignore_miss_data_latch fast.lib
#If we don't use the above method we get miter design instantiation error.
prep -flatten -top des2
splitnets -ports;;
design -stash gate
design -copy-from gold -as gold des1
design -copy-from gate -as gate des2
#prove combinational equivalence checking
miter -equiv -flatten gold gate miter
prep -flatten -top miter
#design -save lib
dfflibmap -liberty fast.lib
abc -liberty fast.lib
techmap -map %lib
clk2fflogic
show -prefix equiv-prep -colors 1 -stretch
sat -all -verify -tempinduct -prove trigger 0 -set-at 1 in_in 0
```

#### **RESULT OF RUNNING THE SEC SCRIPT**






### **SEC Script**

```
##Source: Google Classroom Assignment-6 (Given)
#gold design
read verilog des1.v
read_liberty -lib fast.lib
read_liberty -ignore_miss_func -ignore_miss_data_latch fast.lib
prep -flatten -top des1
splitnets -ports;;
design -stash gold
#gate design
read verilog des2.v
read_liberty -lib fast.lib
read_liberty -ignore_miss_func -ignore_miss_data_latch fast.lib
prep -flatten -top des2
splitnets -ports;;
design -stash gate
design -copy-from gold -as gold des1
design -copy-from gate -as gate des2
#prove sequential equivalence checking
equiv make gold gate equiv
prep -flatten -top equiv
opt_clean -purge
show -prefix equiv-prep -colors 1 -stretch
equiv induct -seq 5
equiv_status -assert
```


#### **RESULT OF RUNNING THE SEC SCRIPT**



**Equivalence Successfully Proved** 

# PART 1

## **Design**



## **Netlist**

```
module top(input clk, input in1, input in2, output out);

wire clk1; wire clk2; wire clk3; wire clk4;

wire d1; wire d2; wire d3;

wire q1; wire q2; wire q3; wire q4;

CLKINVX1 Inv1(clk, clk1);
CLKINVX1 Inv2(clk1, clk2);
CLKINVX1 Inv3(clk, clk3);
CLKINVX1 Inv4(clk3, clk4);

CLKINVX1 Inv5(in1, d1);
NAND2X1 Nand1(in1, in2, d2);

SDFFX1 Ff1(.CK(clk2), .D(d1), .Q(q1));
SDFFX1 Ff2(.CK(clk), .D(d2), .Q(q2));

CLKINVX1 Inv6(q2, q3);
NOR2X1 Nor1(q1,q3,d3);

SDFFX1 Ff3(.CK(clk4), .D(d3), .Q(q4));
CLKINVX1 Inv7(q4, out);
endmodule
```

```
RC-Corner PostRoute Cap Factor
   RC-Corner PostRoute XCap Factor
                                     : 1
Current (total cpu=0:00:08.8, real=0:00:09.0, peak res=856.6M, current mem=816.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=835.9M, cur
rent mem=835.9M)
Current (total cpu=0:00:08.9, real=0:00:09.0, peak res=856.6M, current mem=835.9M)
**WARN: (IMPESI-3468): User needs to specify -equivalent waveform model propagation first before
 specifying -waveform_compression_mode accurate|clock_detailed .
AAE DB initialization (MEM=1094.76 CPU=0:00:00.0 REAL=0:00:00.0)
# Design Name: rtl module
# Design Mode: 65nm
# Analysis Mode: MMMC OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
Start delay calculation (fullDC) (1 T). (MEM=950.77)
End delay calculation. (MEM=987.062 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=979.062 CPU=0:00:00.1 REAL=0:00:00.0)
INFO: Path Based Analysis (PBA) performed on total '30' paths
INFO: Path Based Analysis (PBA) performed on total '30' paths
INFO: Path Based Analysis (PBA) performed on total '30' paths
tempus 1>
```

## Unable to get the license ... :(

