



Donce the design module is completed, functionality must be tested by applying

- stimulus (input)
   and then checking the results


TIMING DIAGRAM



Design file and zin. V



NOTE: - Timing Diagram can be checked using simulator



Page

THE DESIGN MODULE (and 2 in V)

module and 2 in (A, B, Y);

// Declare the design module
input A, B; // Declare the design inputs

output Y; // and output

wire Y; // Declare the output as net

wire Y; // Declare the output as net

wire Y; // A & B; // Realize the 2 input AND

assign Y = A & B; // Realize the 2 input AND

// Il gate

```
rage No. 3
                        FUNCTIONAL CHECKING
// TEST BENCH FOR
 11 OF THE DESIGN
  'include "and-zin.V"
                     11 This is the design file
   timescale Ins/100ps
Time base, sefer Timing Diagram Pages
                     11 Ins second denotes time Unit
                     11 100PS denotes división
                     11 time unit 7, division always
                     11 Smaller division shows high
                     11 resolution
                      11 Denote the test module
   module and - 2 in-test;
     oreg A, in; 11 refer timing diagram - zons
1/ Declare design inputs as oregisters since we
      II need to hold the values
     11 Declare outputes as wire (meaning net) since
     II we need to inter-connect other sub-module
                  11 Instantiate the design module
    and_2in UIL
              11 UI stand for the first instantiation
                 11 connect ports by name
        \cdot A(A)
        · B(im),
        · y (out),
// NO INPUT/OUTPUT IN TEST- BENCH AS IT IS
11 THE HIGHEST-LEVEL ABSTRACTION
```

```
Page No. 4
 Il we want to apply those Stimulus
11 refer timing diagram Page No. 1
begin
      A = 0; in = 0; // Apply stimulur at time 0.
               in =1; // change inputs at time zons
                       11 # - indicate time
#20 A=0;
               in = 0; 11 40ms, and
                        11 60 ns. (commulative time)
#20 A=1;
                       11 if no timing, sunning simuttain.
               in=1;
#20 A=1;
               11 run long enough to test
                11 all possibilities,
 #40
               11 and stop
 $stop;
               11 Terminate simulation
               11 matching and with begin
 $ finish;
                11 Matching and with modulo
  end
  endmodule
```