USPD20K

Protocol

MCU emulates I2C EEPROM memory with address 0x50 (see AT24C512C)

Memory mapping

0x0000 - 0x07FF (read only)

From address 0x0000 till 0x07FF holds ADC conversions table

32b	32b	32b	32b	32b	32b	32b	32b
Port2: ADC CH1	Port3: ADC CH2	Port4: ADC CH3	AVDD: ADC CH4	5V: ADC CH5	Port1: ADC CH6	Timestamp(ms)	Validation: 0xCAFEFEED

First 6 32-bits double words holds raw ADC values converted for each corresponding channels. Next is timestamp when conversion was completed for the last channel. And validation number shuld have 0xCAFEFEED value, in other case row is invalid. Raw ADC value equals to 0xFFFFFFFF also invalid. Table consists of 64 rows.

0x0900 - 0x091F (read only)

From address 0x0900 till 0x091F holds ADC conversions filtered with primary filter. (see ADC conversions table format)

0x0950 - 0x096F (read only)

From address 0x0950 till 0x096F holds ADC conversions filtered with secondary filter. (see ADC conversions table format)

0x1000 - 0x100B (read), 0x1004 - 0x100B (read/write)

From address 0x1000 till 0x100B holds analog ports input circuit configuration.

Mnemonic	Offset	Width	Access	Description
ACTIVE_CNF_PORT1	0	8b	R	Current circuit configuration for ain 1
ACTIVE_CNF_PORT2	1	8b	R	Current circuit configuration for ain 2
ACTIVE_CNF_PORT3	2	8b	R	Current circuit configuration for ain 3
ACTIVE_CNF_PORT4	3	8b	R	Current circuit configuration for ain 4
USER_CNF_PORT1	4	8b	RW	New user circuit configuration for ain 1
USER_CNF_PORT2	5	8b	RW	New user circuit configuration for ain 2

Mnemonic	Offset	Width	Access	Description
USER_CNF_PORT3	6	8b	RW	New user circuit configuration for ain 3
USER_CNF_PORT4	7	8b	RW	New user circuit configuration for ain 4
SYNC_KEY	8	32b	RW	Write 0x12345678 to synchronize user config, resets to 0 when finish

ACTIVE_CNF_PORT/USER_CNF_PORT bit map

7	6	5	4	3	2	1	0
NA	NA	1K PD	150R PD	4K3 PD	OP_AMP_X2_5	CUR SRC	NTC PU

(see schematic)

PROFESSEUR: M.DA ROS

0x1100 - 0x113B (read), 0x111C - 0x113B (read/write)

ACTIVE_ADC_CNF_CH1 0 16b R Current ADC config register value for CH1 ACTIVE_ADC_OPT_CH1 2 8b R Current ADC options for CH1 Reserved 3 8b R Current ADC options for CH1 ACTIVE_ADC_CNF_CH2 4 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH2 6 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 7 8b R ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_CNF_CH3 8 16b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH5 16 16b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_CNF_CH6	Mnemonic	Offset	Width	Access	Description
Reserved 3 8b R ACTIVE_ADC_CNF_CH2 4 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH2 6 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 7 8b R ACTIVE_ADC_CNF_CH3 8 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH3 10 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_CNF_CH1	0	16b	R	Current ADC config register value for CH1
ACTIVE_ADC_CNF_CH2 4 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH2 6 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 7 8b R ACTIVE_ADC_CNF_CH3 8 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH3 10 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH4 12 16b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_OPT_CH5 16 16b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_OPT_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_OPT_CH1	2	8b	R	Current ADC options for CH1
ACTIVE_ADC_OPT_CH2 6 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 7 8b R ACTIVE_ADC_CNF_CH3 8 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH3 10 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_OPT_CH4 16 16b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_OPT_CH6 20 16b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH6 20 16b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	Reserved	3	8b	R	
Reserved 7 8b R ACTIVE_ADC_CNF_CH3 8 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH3 10 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 16 16b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_CNF_CH2	4	16b	R	(see ACTIVE_ADC_CNF_CH1)
ACTIVE_ADC_CNF_CH3 8 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH3 10 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH5 16 16b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_OPT_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 20 16b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_OPT_CH2	6	8b	R	(see ACTIVE_ADC_OPT_CH1)
ACTIVE_ADC_OPT_CH3 10 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 11 8b R ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_OPT_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	Reserved	7	8b	R	
Reserved 11 8b R ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_CNF_CH3	8	16b	R	(see ACTIVE_ADC_CNF_CH1)
ACTIVE_ADC_CNF_CH4 12 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_OPT_CH3	10	8b	R	(see ACTIVE_ADC_OPT_CH1)
ACTIVE_ADC_OPT_CH4 14 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	Reserved	11	8b	R	
Reserved 15 8b R ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_CNF_CH4	12	16b	R	(see ACTIVE_ADC_CNF_CH1)
ACTIVE_ADC_CNF_CH5 16 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_OPT_CH4	14	8b	R	(see ACTIVE_ADC_OPT_CH1)
ACTIVE_ADC_OPT_CH5 18 8b R (see ACTIVE_ADC_OPT_CH1) Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	Reserved	15	8b	R	
Reserved 19 8b R ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_CNF_CH5	16	16b	R	(see ACTIVE_ADC_CNF_CH1)
ACTIVE_ADC_CNF_CH6 20 16b R (see ACTIVE_ADC_CNF_CH1) ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	ACTIVE_ADC_OPT_CH5	18	8b	R	(see ACTIVE_ADC_OPT_CH1)
ACTIVE_ADC_OPT_CH6 22 8b R (see ACTIVE_ADC_OPT_CH1)	Reserved	19	8b	R	
-	ACTIVE_ADC_CNF_CH6	20	16b	R	(see ACTIVE_ADC_CNF_CH1)
Reserved 23 8b R	ACTIVE_ADC_OPT_CH6	22	8b	R	(see ACTIVE_ADC_OPT_CH1)
	Reserved	23	8b	R	

Mnemonic	Offset	Width	Access	Description
ACTIVE_ADC_IO	24	8b	R	Current ADC IO register value
Reserved	25	8b	R	
ACTIVE_ADC_MODE	26	16b	R	Current ADC Mode register value
USER_ADC_CNF_CH1	28	16b	RW	New user ADC config register value for CH1
USER_ADC_OPT_CH1	30	8b	RW	New user ADC options for CH1
Reserved	31	8b	RW	
USER_ADC_CNF_CH2	32	16b	RW	(see USER_ADC_CNF_CH1)
USER_ADC_OPT_CH2	34	8b	RW	(see USER_ADC_OPT_CH1)
Reserved	35	8b	RW	
USER_ADC_CNF_CH3	36	16b	RW	(see USER_ADC_CNF_CH1)
USER_ADC_OPT_CH3	38	8b	RW	(see USER_ADC_OPT_CH1)
Reserved	39	8b	RW	
USER_ADC_CNF_CH4	40	16b	RW	(see USER_ADC_CNF_CH1)
USER_ADC_OPT_CH4	42	8b	RW	(see USER_ADC_OPT_CH1)
Reserved	43	8b	RW	
USER_ADC_CNF_CH5	44	16b	RW	(see USER_ADC_CNF_CH1)
USER_ADC_OPT_CH5	46	8b	RW	(see USER_ADC_OPT_CH1)
Reserved	47	8b	RW	
USER_ADC_CNF_CH6	48	16b	RW	(see USER_ADC_CNF_CH1)
USER_ADC_OPT_CH6	50	8b	RW	(see USER_ADC_OPT_CH1)
Reserved	51	8b	RW	
USER_ADC_IO	52	8b	RW	Current ADC IO register value
Reserved	53	8b	RW	
USER_ADC_MODE	54	16b	RW	Current ADC Mode register value
SYNC_KEY	56	32b	RW	Write 0xABCDEFAB to synchronize user config, resets to 0 when finish

ACTIVE_ADC_CNF_CH/USER_ADC_CNF_CH bit map

(see AD7794/AD7795 CONFIGURATION REGISTER)

ACTIVE_ADC_OPT_CH/USER_ADC_OPT_CH bit map

 7
 6
 5
 4
 3
 2
 1
 0

 NA
 NA
 NA
 NA
 CAL_FS
 CAL_ZS
 ENABLE

ENABLE - enable channel

CAL_ZS - enable zero scale calibration

CAL_FS - enable full scale calibration

ACTIVE_ADC_IO/USER_ADC_IO bit map

(see AD7794/AD7795 IO REGISTER)

ACTIVE_ADC_MODE/USER_ADC_MODE bit map

(see AD7794/AD7795 MODE REGISTER)

0x1200 - 0x1208 (read/write)

This region useful to fast set predefined configuration as ADC and input analog circuit.

Mnemonic	Offset	Width	Access	Description
PORT1_MODE	0	8b	RW Predefined config id for ain 1	
PORT2_MODE	1	8b	RW	Predefined config id for ain 2
PORT3_MODE	2	8b	RW	Predefined config id for ain 3
PORT4_MODE	3	8b	RW	Predefined config id for ain 4
SYNC_KEY	8	32b	RW	Write 0x87654321 to apply config, resets to 0 when finish (see also SYNC_KEY's for ADC config and circuit config)

PORT_MODE description

Value	Description
0	Disable channel
1	RTD
2	0-20mA
3	0-10V
4	NTC
5	Floating input
6	Internal 1K calibration

PROFESSEUR: M.DA ROS

Value Description

7-255 Leave untoched

Interaction example

Check if driver up:

Read all ADC records:

```
# for i in {0..63};do echo -n "$((i+1));" && dd if=/sys/bus/i2c/devices/4-
0050/eeprom bs=1 count=32 skip=$((i*32)) status=none | hexdump -v -e '1/4
"%u;"' && echo "";done

1;235;213;205;9258480;13960969;205;5345343;3405709037;
2;210;193;199;9258732;13960975;193;5345599;3405709037;
3;204;197;199;9258683;13960928;206;5345855;3405709037;
4;215;177;221;9258607;13960970;214;5346112;3405709037;
5;207;200;206;9258250;13960904;200;5346368;3405709037;
6;202;166;207;9258489;13960950;228;5346624;3405709037;
7;216;179;206;9258559;13960912;192;5346880;3405709037;
8;191;223;181;9258371;13960962;204;5347136;3405709037;
9;188;200;179;9258529;13960863;209;5347393;3405709037;
...
```

Dump circuit configuration:

```
12+0 records out
12 bytes copied, 0.00731899 s, 1.6 kB/s
```

Dump ADC configuration:

Set new circuit configuration:

```
# echo -en \x16\x26\x36\x30\x78\x56\x34\x12 | dd of=/sys/bus/i2c/devices/4-0050/eeprom bs=1 count=8 seek=4100
```

Set new ADC configuration:

Set new ADC preset configuration:

```
# echo -en \x02\x00\x00\x00\x21\x43\x65\x87 | dd of=/sys/bus/i2c/devices/4-0050/eeprom bs=1 count=8 seek=4608
```