
CYCLE INST ESTIEED REASON

			
	HALT (invalid)	Est signal Os latcher	
2	HALT (iuvalid)	Est signal Os latchel	
3	HALT (iuvalid)	1st invalid halt	
4	HALT (invalid)	2nd invaid halt	
5	HALT (invalid)	3rd imaid half	
6	HALT (invalid)	4th invalled heelt	
7	LBI ro.0	1st instruction	
6	LB1 (5, 43	znd instruction	
Q	LB1 r6, 43	3rd instruction	
10	LB1 rz, 43	4th instruction	
(1	LD 11, r0,0	5th instruction	
12	NOP	RAW on 11 from	
15	NOP	LD/ST so we wait	
14	NOP	Until LD is retired	
15	ST 15, 11,0	hazardous LD retired	
16	LD ri, ro, z	7th instruction	
17	NOP	RAU on 11 From	
16	NOP	LD15T so we wait	
la	NOP	Lintil LD is vetired	
20	ST ra, ri, i	hazardous LD retired	
21	LD 11, 10, 4	ath Instruction	
22	NOP	RAU on 11 from	
23	NOP	LD157 soce wait	
24	NOP	Lintil LD is vetired	
25	ST 17, 11, 1	hazardous LD retired	
26	HALT	end of pryrn	
12			

Full pipeline analysis is on pages

 $\sqrt{2}-3$



15 L.D.	:5:1:::	NOP	NOP	NOP
165T		ST	NOP	NOP
17 LD			: ST: :	NOP
18 LD	: 5 T : :	NOP		: S.T. : :
19.10	:5 T: :	NOP	NOP	
20 HALT	:5.T.:::	NOP	NOP	NOP
21 HALT	HALT	St	NOP	NOP
22 HALT	HALT	HALT	ST	NOP
23 HALT	HALT	HALT	HALT	:ST::::
24 HALT	HALT	HALT	HALT	HALT
.25				
.7 Ce				

some explanations:

- 1) The 4 LBI instructions execute normally as there are no data hazards
- z) First LD executes normally
- 3) First St arrives in decode stage, prompting our nazard detection unit to catch the duta hazard on r
- 4) ST is stalled in cleade with fetch stage frozen
- 5) hazardous LD propogates through and retires in WB, writing data to huzardous register
- 6) Steps 3-5 repent twice more due to RAW data hazards on r1
- 7) HALT retires in WB houting the processor
- · Total cycle count: 27 with resets
- · Total instructions: II
- CP1 = 2.5
- · NOTE: We use a valid bit to invalidate
 HALTS genevated on veset 50 aux pragram