# Project Stage Jake Neau Nathan Woolf

# **Project Motivation**

Sam Cooper

This project is a simple implementation of a neuron that can be used in a neural network. It takes in a series of weights and biases, and returns an output value based on some activation function. Our design is a small one, but a larger neuron could be used in a neural network for tasks such as image recognition. Our design is made up of multipliers which multiply inputs by some trained weights used to tune the neuron, adders which turn all multiplied values into a single output, and a mux to implement the ReLU activation function for a neuron. Most of our transistors are sized with a beta ratio of 1.5 to ensure that rise times and fall times are near equal. The exception are our mirror adder cells which were sized with a beta ratio of 1 to stay more compact.


Test Case ID	Input Combination [x1, w1, x2, w2, b]	Expected Output [y]	Actual Output [y]	Pass /Fail	Notes
1	[0, 0, 0, 0, 0]	000	000	Р	Verifying no glitches
2	[1, 1, 1, 1, 1] [01, 01, 01, 01, 001]	011	011	Р	Testing each output scenario
3**	[-1, 1, -1, 1, -1] [11, 01, 11, 01, 111]	000	000	Р	Worst case delay
4	[0, -1, 1, 1, 0] [00, 11, 01, 01, 000]	001	001	Р	Testing each output scenario
5	[1, 1, 0, 1, 1] [01, 01, 00, 01, 001]	010	010	Р	Testing each output scenario
6	[0, -1, 1, 0, -1] [00, 11, 01, 00, 111]	000	000	Р	Random test
7	[-1, 1, -1, 1, 1] [11, 01, 11, 01, 001]	000	000	Р	Random test


\*\*Worst Case Input Combination

Our worst case input combination was determined to be the inputs listed in row 3 of our test simulation table. This was determined to be the case due to the cells demand of carry out signals from both adders as well as the critical path being used in the multiplication units.

The screenshot below captures the critical delay of our gate of 104.06ps. The screenshot also captures our expected output of 000 on the signals output<2> output<1> and output<0> following the falling edge of signals on output<1> and output<0>.

With the observed delay of 104.06ps, our T is approximately 9.615GHz.






#### Output glitches

As shown in our output waveforms above, it is apparent our design had rather extreme glitches in the post layout simulation. Our team began this project with a standard cell approach, creating the gate schematics required to perform the logic functions demanded of the neuron. As we moved from milestone 2 to milestone 3, we realized that we could make extreme optimizations by implementing complex gates such as the mirror adder, XOR, and XNOR gates. As we investigated these solutions, we found it inherently easier to design these around a beta ratio of one, where our NAND, AND, NOR, OR, and other 'simpler' gates we designed earlier in the project had a beta ratio of 1.5.


Our team spent countless hours attempting to resolve these glitches. We first tried to add inverters to the earlier arriving signals to increase the delay of the path which was causing our outputs to temporarily glitch. We began with trying to include inverters throughout the design in order to increase the drive strength through some of the lower driving gates. We eventually pivoted to changing all of our gates with beta ratios of 1.5 to 1, however we were unable to pass LVS in the time allotted for the project. We are submitting a backup of our project before these changes were attempted.

Having completed this project in its entirety and struggling through the design process associated with performing custom design in Cadence Virtuosos, our team can comfortably say that if we had the chance to do this project over again, we would take a drastically different approach from the start. With the knowledge we have now, we believe that if we had more time, we could create a more reliable cell with less delay with marginally more area, if not the same area.


Boundary Report 0.916  $\mu$ m (Height) x 2.916  $\mu$ m (Width) = 2.671  $\mu$ m<sup>2</sup> (area)




You can see in our screenshots that when our checks are set to "Show Unresolved" ACTIVE.LUP.1 is the only error, and we are supposed to ignore that one




#### AND Gate




#### **NAND** Gate



#### **NOR Gate**




#### Inverter



#### **XOR Gate**



#### **XNOR Gate**




Mirror Adder Cell


Calibre - RVE	v2017.4_19.14 : FA_mirror.drc.results
File View Highlight Tools Window Setup	Heil
▼Show Unresolved ▼ ⊕ FA_mirror, 1 Result (in 1 of 334 Checks)	<b>∥</b> ▼ 80▼
© de Chent Cell  I N Chent ACTIVE LUP 3	B. B.
Rule File Pathnase: /filespace/j/jseau/ece555/drc/_drchules_calibre_masp?_rul_ RWT Show Layers 1 11 12 13	X D
Check ACTIVE.LUP.1	μ g

## **Appendix II: LVS Screenshots**


Note: there are no screenshots to include for the non-gate submodules because the neuron layout was implemented with a flat design




#### **AND Gate**




#### **NAND Gate**




**NOR Gate** 




#### Inverter




**XOR Gate** 




#### **XNOR Gate**




Mirror Adder Cell




#### **Neuron Calibre Extraction Screenshots**







# Appendix III: Schematics




Multiplier




2-Bit Adder




3-Bit Adder
Note: The output of this stage is the inverse of the sum




Note: the input to this stage is the inverse of what is to be multiplexed




AND Gate




**NAND** Gate




NOR Gate




Inverter




XOR Gate



XNOR Gate




Mirror Adder Cell




# Appendix IV: Symbols


Multiplier




2-Bit Adder




3-Bit Adder




MUX




AND Gate




NAND Gate




**NOR Gate** 




## Inverter




XOR Gate



XNOR Gate




Mirror Adder Cell




## Appendix V: Layouts


Note: The non-gate submodules do not have a layout because we flattened the neuron




AND Gate




NAND Gate




NOR Gate




Inverter



XOR Gate



**XNOR Gate** 



Mirror Adder Cell

