

## Project Stage

Jake Neau

Nathan Woolf

Sam Cooper

## Project Motivation

This project is a simple implementation of a neuron that can be used in a neural network. It takes in a series of weights and biases, and returns an output value based on some activation function. Our design is a small one, but a larger neuron could be used in a neural network for tasks such as image recognition. Our design is made up of multipliers which multiply inputs by some trained weights used to tune the neuron, adders which turn all multiplied values into a single output, and a mux to implement the ReLU activation function for a neuron. Most of our transistors are sized with a beta ratio of 1.5 to ensure that rise times and fall times are near equal. The exception are our mirror adder cells which were sized with a beta ratio of 1 to stay more compact.


Test Case ID	Input Combination [x1, w1, x2, w2, b]	Expected Output [y]	Actual Output [y]	Pass /Fail	Notes
1	[0, 0, 0, 0, 0]	000	000	P	Verifying no glitches
2	[1, 1, 1, 1, 1] [01, 01, 01, 01, 001]	011	011	P	Testing each output scenario
<b>3**</b>	<b>[-1, 1, -1, 1, -1] [11, 01, 11, 01, 111]</b>	<b>000</b>	<b>000</b>	<b>P</b>	<b>Worst case delay</b>
4	[0, -1, 1, 1, 0] [00, 11, 01, 01, 000]	001	001	P	Testing each output scenario
5	[1, 1, 0, 1, 1] [01, 01, 00, 01, 001]	010	010	P	Testing each output scenario
6	[0, -1, 1, 0, -1] [00, 11, 01, 00, 111]	000	000	P	Random test
7	[-1, 1, -1, 1, 1] [11, 01, 11, 01, 001]	000	000	P	Random test



**\*\*Worst Case Input Combination**

Our worst case input combination was determined to be the inputs listed in row 3 of our test simulation table. This was determined to be the case due to the cells demand of carry out signals from both adders as well as the critical path being used in the multiplication units.

The screenshot below captures the critical delay of our gate of 104.06ps. The screenshot also captures our expected output of 000 on the signals output<2> output<1> and output<0> following the falling edge of signals on output<1> and output<0>.

With the observed delay of 104.06ps, our T is approximately 9.615GHz.





### Output glitches


As shown in our output waveforms above, it is apparent our design had rather extreme glitches in the post layout simulation. Our team began this project with a standard cell approach, creating the gate schematics required to perform the logic functions demanded of the neuron. As we moved from milestone 2 to milestone 3, we realized that we could make extreme optimizations by implementing complex gates such as the mirror adder, XOR, and XNOR gates. As we investigated these solutions, we found it inherently easier to design these around a beta ratio of one, where our NAND, AND, NOR, OR, and other 'simpler' gates we designed earlier in the project had a beta ratio of 1.5.

Our team spent countless hours attempting to resolve these glitches. We first tried to add inverters to the earlier arriving signals to increase the delay of the path which was causing our outputs to temporarily glitch. We began with trying to include inverters throughout the design in order to increase the drive strength through some of the lower driving gates. We eventually pivoted to changing all of our gates with beta ratios of 1.5 to 1, however we were unable to pass LVS in the time allotted for the project. We are submitting a backup of our project before these changes were attempted.

Having completed this project in its entirety and struggling through the design process associated with performing custom design in Cadence Virtuosos, our team can comfortably say that if we had the chance to do this project over again, we would take a drastically different approach from the start. With the knowledge we have now, we believe that if we had more time, we could create a more reliable cell with less delay with marginally more area, if not the same area.

### Boundary Report


$0.916 \mu\text{m}$  (Height) x  $2.916 \mu\text{m}$  (Width) =  $2.671 \mu\text{m}^2$  (area)






You can see in our screenshots that when our checks are set to “Show Unresolved” ACTIVE.LUP.1 is the only error, and we are supposed to ignore that one


Neuron




## AND Gate




## NAND Gate



# NOR Gate




# Inverter







# XOR Gate



# XNOR Gate



# Mirror Adder Cell



## Appendix II: LVS Screenshots

Note: there are no screenshots to include for the non-gate submodules because the neuron layout was implemented with a flat design

### Neuron

Calibre - RVE v2017.4\_19.14 : svdb NEURON\_optimized

File View Highlight Tools Window Setup

Search

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
NEURON_optimized	NEURON_optimized	49L, 49S	60L, 60S	16L, 16S

Cell NEURON\_optimized Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

LAYOUT CELL NAME: NEURON\_optimized  
SOURCE CELL NAME: NEURON\_optimized

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	16	16	
Mets:	97	97	
Instances:	96	84	* NW (4 pins)
	88	84	* NP (4 pins)
Total Inst:	184	168	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
Ports:	16	16	
Mets:	49	49	
Instances:	2	2	SPWU_O_1 (4 pins)
	2	2	SPWU_O_1 (5 pins)
	2	2	SPWU_O_1 (4 pins)
	2	2	SPWU_O_1 (5 pins)
	2	2	SPWU_O_1 (5 pins)
	16	16	_inoutv (4 pins)
	2	2	_inoutdv (4 pins)
	6	6	_nanddv (5 pins)
	2	2	_nanddv (5 pins)
	14	14	_nanddv (4 pins)

# AND Gate

Calibre - RVE v2017.4\_19.14: svdb AND2\_rvt

File View Highlight Tools Window Setup

Search

Comparison Results

Layout Cell/Type	Source Cell	Nets	Instances	Ports
AND2_rvt	AND2_rvt	5L_65	2L_25	5L_55

Cell AND2\_rvt Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

#####  
# CORRECT #  
#####

LAYOUT CELL NAME: AND2\_rvt  
SOURCE CELL NAME: AND2\_rvt

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	5	5	
Nets:	7	7	
Instances:	5	3	* MN (4 pins) HP (4 pins)
Total Inst:	8	6	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
Ports:	5	5	
Nets:	6	6	
Instances:	1	1	_nandv (4 pins)
Total Inst:	2	2	

\* - Number of objects in layout different from number in source.

# NAND Gate

Calibre - RVE v2017.4\_19.14: svdb NAND2\_rvt

File View Highlight Tools Window Setup

Search

Comparison Results

Layout Cell/Type	Source Cell	Nets	Instances	Ports
NAND2_rvt	NAND2_rvt	5L_55	1L_15	5L_55

Cell NAND2\_rvt Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

#####  
# CORRECT #  
#####

LAYOUT CELL NAME: NAND2\_rvt  
SOURCE CELL NAME: NAND2\_rvt

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	5	5	
Nets:	6	6	
Instances:	4	2	* MN (4 pins) HP (4 pins)
Total Inst:	6	4	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
Ports:	5	5	
Nets:	5	5	
Instances:	1	1	_nandv (5 pins)
Total Inst:	1	1	

\* - Number of objects in layout different from number in source.

# NOR Gate

Calibre - RVE v2017.4\_19.14: svdb NOR2\_rvt

File View Highlight Tools Window Setup Help

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
NOR2_rvt B	NOR2_rvt	5L, 5B	1L, 1B	5L, 5B

Cell NOR2\_rvt Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

\*\*\*\*\*

\*\*\*\*\* CORRECT \*\*\*\*\*

\*\*\*\*\*

LAYOUT CELL NAME NOR2\_rvt

SOURCE CELL NAME NOR2\_rvt

-----

INITIAL NUMBERS OF OBJECTS

Layout	Source	Component Type
Ports: 5	5	
Nets: 6	6	
Instances: 2	2	IN (4 pins)
	2	MP (4 pins)
Total Inst: 6	4	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

Layout	Source	Component Type
Ports: 5	5	
Nets: 5	5	
Instances: 1	1	_nor2v (5 pins)
Total Inst: 1	1	

\* = Number of objects in layout different from number in source.

## Inverter

Calibre - RVE v2017.4\_19.14: svdb INV\_rvt

File View Highlight Tools Window Setup Help

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
INV_rvt B	INV_rvt	4L, 4B	1L, 1B	4L, 4B

Cell INV\_rvt Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

\*\*\*\*\*

\*\*\*\*\* CORRECT \*\*\*\*\*

\*\*\*\*\*

LAYOUT CELL NAME INV\_rvt

SOURCE CELL NAME INV\_rvt

-----

INITIAL NUMBERS OF OBJECTS

Layout	Source	Component Type
Ports: 4	4	
Nets: 4	4	
Instances: 1	1	IN (4 pins)
	1	MP (4 pins)
Total Inst: 2	2	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

Layout	Source	Component Type
Ports: 4	4	
Nets: 4	4	
Instances: 1	1	_invv (4 pins)
Total Inst: 1	1	

\*\*\*\*\*

INFORMATION AND WARNINGS



\*\*\*\*\*

## XOR Gate






## Neuron Calibre Extraction Screenshots






## Appendix III: Schematics


### Neuron



### Multiplier




### 2-Bit Adder



### 3-Bit Adder


Note: The output of this stage is the inverse of the sum




### MUX

Note: the input to this stage is the inverse of what is to be multiplexed







NOR Gate




Inverter




XOR Gate



XNOR Gate




Mirror Adder Cell




## Appendix IV: Symbols


Multiplier




2-Bit Adder



3-Bit Adder




MUX




AND Gate







NAND Gate




NOR Gate




Inverter




XOR Gate



XNOR Gate




Mirror Adder Cell




## Appendix V: Layouts

Note: The non-gate submodules do not have a layout because we flattened the neuron


Neuron




AND Gate



NAND Gate




NOR Gate




Inverter






XOR Gate



XNOR Gate



Mirror Adder Cell

