TPU-MLIR: A Compiler For TPU Using MLIR

Pengchao Hu Man Lu Lei Wang Guoyue Jiang {pengchao.hu,man.lu,lei.wang,guoyue.jiang}@sophgo.com Sophgo Inc.

Abstract

Multi-level intermediate representations (MLIR) show great promise for reducing the cost of building domain-specific compilers by providing a reusable and extensible compiler infrastructure. This work presents TPU-MLIR, an end-to-end compiler based on MLIR that deploys pre-trained neural network (NN) models to a custom ASIC called a Tensor Processing Unit (TPU). TPU-MLIR defines two new dialects to implement its functionality: 1. a Tensor operation (TOP) dialect that encodes the deep learning graph semantics and independent of the deep learning framework and 2. a TPU kernel dialect to provide a standard kernel computation on TPU. A NN model is translated to the TOP dialect and then lowered to the TPU dialect for different TPUs according to the chip's configuration. We demonstrate how to use the MLIR pass pipeline to organize and perform optimization on TPU to generate machine code. The paper also presents a verification procedure to ensure the correctness of each transform stage.

1. Introduction

The development of deep learning (DL) has profoundly impacted various scientific fields, including speech recognition, computer vision, and natural language processing. In order to facilitate the process of training deep learning models, industry and academia have developed many frameworks, such as Caffe, Tensorflow, Pytorch, Mxnet, and PaddlePaddle, which boost deep learning in many areas. However, each framework has its proprietary graph representation, which brings lots of work for deploying as we need to support many DL model formats.

At the same time, matrix multiplication and high dimensional tensor convolution are the heavy computation in DL, which evoke the passion of chip architects to design customized DL accelerators to achieve high performance at low energy. Although GPU is still the leading hardware in training DL models and all the

DL frameworks have contributed much work to support this general-purpose hardware, GPU is not the perfect piece in the inference domain of DL. GPU is for gaming, graph rendering, scientific computation, and much more, not tailored for DL only. Thus, many DL accelerators, such as Google TPU, Apple Bonic, Graphcore IPU, and SOPHGO TPU, are more energy efficient than GPU and benefit many of these emerging DL applications.

In addition, the DL community has resorted to domain-specific compilers for rescue to address the drawback of DL libraries and alleviate the burden of manually optimizing the DL models on each DL hardware. The DL compilers take the model described in the DL frameworks as inputs and generate efficient code for various DL hardware as outputs. The transformation between a model definition and specific code implementation is highly optimized, considering the model specification and hardware architecture. Several popular DL compilers, such as TVM, Tensor Comprehension, and XLA, have been proposed by industry and academia. Specifically, they incorporate DL-oriented optimizations such as layer and operator fusion, which enables highly efficient code generation.

Herein, We provide TPU-MLIR, an open-source DL compiler for TPU. In particular, we chose Open Neural Network Exchange (ONNX)[1] as a DL format to represent our compiler's input model and use Multi-level Intermediate Representation (MLIR) [7], a modern open-source compiler infrastructure for multi-level intermediate representation, to design TPU-MLIR¹ compiler.

In this work, we will introduce our compiler by

- presenting the overall design and architecture of the compiler,
- introducing two new dialects: TOP dialect to encode the deep learning graph semantics independent of the deep learning framework and TPU dialect to provide a common lowering point for all TOP dialect operations but device-dependent,

¹https://github.com/sophgo/tpu-mlir

- detailing each compile stage, such as converting NN models to Top dialect as device independent and then converting TOP to TPU for various chips and types,
- defining WeightOp for weight operation and store weight data in the NumPy npz file, and
- providing InferenceInterface for TOP and TPU to ensure correct conversions.

We organize the remainder of the paper as follows. In Sec. 2, we briefly discuss MLIR, ONNX, on which our compiler is based, and the calibration processing, which tailors computation for TPU. Sec. 3, we introduce our compiler's design principle and architecture and discuss TOP and TPU dialects. We also discuss using inference to ensure each conversion stage correction. Finally, we conclude our paper and discuss future work in Sec. 4.

2. Background

2.1. MLIR

The MLIR, with much reusable and extensible, is a novel approach or constructing new domain-specific compilers. An open ecosystem is the most significant difference from LLVM. MLIR standardizes the Static Single Assignment (SSA)-based IR data structures allowing one to express a range of concepts as first-class operations. Operations can represent many different levels of abstraction and computations, from dataflow graphs to target-specific instructions and even hardware circuitry. They take and produce zero or more values, called operands and results, respectively. A value represents data at runtime and is associated with a type known at compile-time, whereas types model compile-time information about values. Complementary to this, attributes contain compile-time information to operations. Operations, Attribute, and type systems are open and extensible. The custom types, operations, and attributes are logically grouped into dialects. A dialect is one of the most fundamental aspects of MLIR that enables the infrastructure to implement a stack of reusable abstractions. Each abstraction encodes and preserves transformation validity preconditions directly in its IR, reducing the complexity and the cost of analysis passes. The MLIR IR has a recursive structure where operations contain a list of regions, and regions contain a list of blocks, which in turn, contain a list of operations.

In particular, MLIR features operation, attribute and type interfaces providing a generic way of interacting with the IR. Interfaces allow transformations and analyses to work with abstract properties rather than fixed lists of supported concepts. Interfaces can be implemented separately from operations and mixed in using MLIR's registration mechanism, thus fully separating IR concepts from transformations. Furthermore, transformations can be written as compositions of orthogonal localized "match and rewrite" primitives. These are often decomposed further into rewriting rules when applied within a dialect and lowering rules when converting from a higher-level dialect to a lower-level dialect. Throughout the compilation, separate dialects can co-exist to form a hybrid program representation. The ability to progressively lower dialects to the target hardware during the compilation process has made MLIR an excellent compiler infrastructure for domainspecific languages.

This article relies on several MLIR dialects and types, briefly described below.

2.1.1 Ranked Tensor Type

Values with tensor type represent aggregate N-dimensional homogeneous data indicated by element type and a fixed rank with a list of dimensions². Each dimension could be a static non-negative integer constant or be dynamically determined (marked by ?).

This abstracted runtime representation carries both the tensor data values and information about the tensor shape, but the compiler has not decided on its representation in memory. Tensor values are immutable and subject to def-use SSA semantics[9]. Operations on tensors are often free of side effects, and operations always create new tensors with a value. The textual format of the tensor is tensor $\langle d_1 \times d_2 \times \cdots \times d_N \times dtype \rangle$, where $d_1, d_2, \ldots d_N$ are integers or symbol ? representing the dimensions of a tensor, and dtype is the type of the elements in a tensor, e.g., F32 for float32. A tensor can be unranked when its shapes are unknown. MLIR uses tensor $\langle *xdtype \rangle$ to represent unranked tensor types.

2.1.2 Quantization Dialect

Quantization dialect³ provides a family of quantized types and type-conversion operations. The "quantization" refers to the conversion of floating-point computations to corresponding variants expressed in integer math for inference, as has been supported by low-bit depth inference engines such as various accelerator hardware and many DSPs. There are three types defined in quantization dialect: UniformQuantizedType, UniformQuantizedPerAxisType, and CalibratedQuantizedType.

²https://mlir.llvm.org/docs/Dialects/Builtin/#rankedtensortype

³https://mlir.llvm.org/docs/Dialects/QuantDialect

The UniformQuantizedType and UniformQuantizedPer-AxisType represent the mapping between expressed values (e.g., a floating-point computer type) and storage values (typically of an integral computer type), expressing the affine transformations from uniformly spaced points to the real number line. The relationship is: realValue = scale × (quantized Value – zero Point) and will be discussed in more detail in Section 2.3. Where CalibratedQuantizedType holds the range from the given min and max value of the histogram data of the tensor, used for recording the statistics information of the tensor. The UniformQuantizedPerAxisType applies affine transformation individually to each index along a specific axis of a tensor type. However, UniformQuantizedType applies the affine transformation to every value within the target type. The type-conversion defined in quantization dialect provides three operations for converting between types based on a QuantizedType and its expressed and storage subtypes. Those operations are: quant.qcast converting from an expressed type to QuantizedType, quant.dcast converting from a QuantizedType to its expressed type, and quant.scast converting between a QuantizedType and its storage type.

2.2. ONNX

ONNX is an open-source framework-independent format widely used for exchanging computation graph models, including deep learning and traditional machine learning. It was accepted as a graduate project in Linux Foundation AI and maintained by open-source communities. ONNX defines an extensible computation graph model, operators, and standard data types for deep learning and provides a set of specifications to convert a model to a basic ONNX format and another to get the model back from this ONNX form. It is an ideal tool for framework interoperability, especially when deploying a model to specific hardware[5].

ONNX reduces the friction of moving trained DL models among AI frameworks and platforms. ONNX uses the Protocol Buffers language for its syntax and provides rich documents and tools to formalize each operation's semantics and verify its correctness.

2.3. Quantization

Quantization is a promising technique to reduce deep learning models' memory footprint, inference latency, and power consumption, which replaces high-cost floating-point (always F32) computation with low-cost fixed-point numbers[4] (e.g., INT8/INT16) or float-point (e.g., BF16/F16). Because most current DL models are heavily over-parameterized and robust to extreme discretization, there is much opportunity for reducing numeral precision without impacting the model's accuracy, bringing ample

search space for tuning. Although many quantization methods have emerged, there is not a single well-posed or well-conditioned problem being solved[3]. Instead, one is interested in some error metric (based on classification quality, data similarity, etc.). to guide the quantization process. However, due to the over-parameterization, it is possible to have a high error between a quantized and the original model while still attaining excellent generalization performance. Finally, different layers in a Neural Net have a different impact on the loss function, which motivates a mixed-precision approach quantization.

2.3.1 Uniform Quantization

The quantization process is a function mapping from real values r to some numeral values. Quantization function such as

$$\operatorname{quant}(r) = \operatorname{round}(\frac{r}{s}) + \operatorname{zp} \tag{1}$$

where quant is the quantization operator, r is a real-valued input (activation or weight), s is a float-point scaling factor, and zp is an integer zero point, is known as uniform quantization, as the resulting quantized values are evenly spaced.

2.3.2 Symmetric and Asymmetric Quantization

A crucial factor in uniform Quantization is choosing the scaling factor s in Equation 1. This scaling factor, also known as resolution, divides a given range of real-values r into several partitions $s=\frac{\beta-\alpha}{2^b-1}$, where $[\alpha,\beta]$ denotes the clipping range that we are clipping the real-values with, and b is the quantization bit width[4][6]. Therefore, one should determine the clipping range $[\alpha,\beta]$ before generating the scaling factor. If the clipping range of α equals $-\beta$, we get Symmetric Quantization, and on the contrary, we get asymmetric Quantization. The asymmetric quantization method often results in a tighter clipping range than symmetric Quantization, which is especially important when the dynamic range of the tensor is imbalanced, e.g., the result of ReLU always has non-negative values.

2.3.3 Calibration

The process of choosing the clipping range is called "calibration." One popular method for pre-calculation is to run a series of inferences on some sample data and then get the distribution of each tensor in the graph. Using the min/max of the signal for both symmetric and asymmetric Quantization is typical in most cases. However, this approach is susceptible to outlier data in the activations, which could unnecessarily increase the range and reduce quantization resolution. One approach to address this is




Figure 1: Architecture of tpu-mlir.

using percentile or selecting α and β to minimize KL divergence between the real and the quantized values[8][11]. Besides, there are other metrics to find the best range, including minimizing Mean Squared Error (MSE)[2], entropy, and cosine similarity.

3. Compiler

This section introduces the compiler, TPU-MLIR, which creates two layers by the TOP and TPU dialects for converting NN models to executable files by various types and chips. We discuss TPU-MLIR's overall architecture first.

3.1. Overview

Figure 1 shows the overall architecture of TPU-MLIR. We divide it into the NN Framework, Top, and Tpu.

- NN Framework: TPU-MLIR supports ONNX models directly. Other NN framework models, such as Pytorch, and Tensorflow, need to convert to ONNX modes.
- 2) **TOP**: refer to the TOP dialect as the top abstraction level representing NN models in the MLIR language. It is device independent.

3) **TPU**: refer to the TPU dialect, which is the TPU abstraction level and represents TPU operations. It is device dependent.

We first convert a NN model to TOP abstraction with TOP dialect and built-in dialect defined in MLIR, which we call TOP mlir file, by python script, i.e., OnnxConverter in figure 1. Then we lower the top mlir file to TPU abstraction with TPU dialect and built-in dialect defined in MLIR, which we call tpu mlir through some passes, such as canonicalization pass and calibration pass. At last, we convert tpu mlir to tpu models by some passes, such as layer group pass and memory assign pass. These passes will be discussed in the later section.

3.2. Module

We introduce our module definition by a simple mlir file showed Listing 1:

Module has some attributes: module.name is related to the NN model name; module.weight_file is a npz^4 file that stores weight data needed by operations. We use location to express operation name. For example, '%2 = "top.Weight" ()' (Line 6 in Listing 1) is a weight op, and location is "filter_conv1". So the real weight data is stored in "conv2d_weight.npz" file by name "filter_conv1".

3.3. Top Dialect

TOP dialect is very similar to TOSA (Tensor Operator Set Architecture)⁵ dialect in MLIR. So why we don't use TOSA dialect? There are two reasons: the first is that we need to do inference for each operations, and may create some new features in the futrue; the second is that we need to keep extend capability to support various NN models.

TOP Dialect is defined as below:

In TOP Dialect, TOP_BaseOp and TOP_Op define as:

⁴https://numpy.org/neps/nep-0001-npy-format.html

⁵https://www.mlplatform.org/tosa

Listing 1: Simple convolution computation represented by TPU dialect.

```
1 #loc0 = loc(unknown)
2 module attributes {module.name = "Sample", module.weight_file = "conv2d_weight.npz"} {
     func.func @main(%arg0: tensor<1x16x100x100xf32> loc(unknown)) -> \columbda
         tensor <1x32x100x100xf32> {
       %0 = "top.None"() : () -> none loc(#loc0)
       \%1 = "top.Input"(\%arg0) : (tensor<1x16x100x100xf32>) -> tensor<1x16x100x100xf32> \leftrightarrow
5
           loc(#loc1)
       %2 = "top.Weight"() : () -> tensor < 32x16x3x3xf32 > loc(#loc2)
6
       %3 = "top.Weight"() : () -> tensor < 32xf32 > loc(#loc3)
       %4 = "top.Conv"(%1, %2, %3) {dilations = [1, 1], do_relu = false, group = 1 : i64, \leftarrow kernel_shape = [3, 3], pads = [1, 1, 1, 1], strides = [1, 1]} : \leftarrow
            (tensor < 1x16x100x100xf32 >, tensor < 32x16x3x3xf32 >, tensor < 32xf32 >) \rightarrow \leftarrow
            tensor <1x32x100x100xf32 > loc(#loc4)
       return %4 : tensor<1x32x100x100xf32> loc(#loc0)
    } loc(#loc0)
11 } loc(#loc0)
12 #loc1 = loc("input")
13 #loc2 = loc("filter_conv1")
14 #loc3 = loc("bias_conv1")
15 #loc4 = loc("conv1")
```

7 DeclareOpInterfaceMethods <FlopsInterface>])>;

TOP_Op has two interfaces: "InferenceInterface" and "FlopsInterface". "InferenceInterface" is used to do inference for operation, which would be introduced later. "FlopsInterface" is used to count FLOPs (floating point operations) of operation, as we are interested in the FLOPs of a NN model, also we use it to evaluate chip performance after running on the chip.

There are top operations defined based on TOP_BaseOp or TOP_Op. Here just using ConvOp and WeightOp for examples.

3.3.1 top::ConvOp

ConvOp is defined as below:

```
1 def Top_ConvOp: Top_Op<"Conv"> {
    let summary = "Convolution operator";
3
    let arguments = (ins
      AnyTensor:$input,
      AnyTensor: $filter,
5
      AnyTensorOrNone: $bias,
      I64ArrayAttr:$kernel_shape,
       I64ArrayAttr: $strides,
8
      I64ArrayAttr:$pads, // ←
9
           top,left,bottom,right
      DefaultValuedAttr < I64Attr, "1">: $group,
10
      OptionalAttr < I64ArrayAttr >: $dilations,
11
      DefaultValuedAttr < BoolAttr, ←
12
           "false">:$do_relu,
      DefaultValuedAttr < F64Attr, ←
13
           "-1.0">: $relu_limit
    );
14
15
    let results = (outs AnyTensor:$output);
16 }
```

ConvOp represents conv operation of NN models, like Figure 2:




Figure 2: Convolution operation defined in ONNX.

and in mlir file experessed as below:

3.3.2 top::WeightOp

WeightOp is a special operation for weight datas. Defined as below:

```
1 def Top_WeightOp : Top_BaseOp<"Weight"> {
    let summary = "load weight operator";
    let results = (outs AnyTensor:$output);
    let extraClassDeclaration = [{
4
     template < typename T>
    std::shared_ptr<std::vector<T>> read();
    template < typename T>
    \mathtt{static}\ \mathtt{mlir}:: \mathtt{Value}\ \hookleftarrow
         create(mlir::Operation * OwnerOp,
       llvm::StringRef suffix,
       const std::vector <T>& data.
10
       mlir::RankedTensorType& type);
11
12
    }];
```

WeightOp is corresponding to weight operation. Weight data is stored in "module.weight_file", WeightOp can read data from weight file by read method, or create new WeightOp by create method.

3.4. TPU Dialect

TPU Dialect is defined as below:

TPU dialect is for TPU chips, here we support SOPHGO AI chips first. It is used to generate chip command instruction sequences by tpu operations.

In TPU dialect, TPU_BaseOp and TPU_Op define as:

```
_1 class Tpu_BaseOp<string mnemonic, \hookleftarrow
       list<Trait> traits = []> :
     Op<Tpu_Dialect, mnemonic,
2
3
        !listconcat(traits,[NoSideEffect, \hookleftarrow
             TpuTypeRestrict])> ;
  class Tpu_Op<string mnemonic, list<Trait> \hookleftarrow
       traits = []> :
     Op<Tpu_Dialect, mnemonic, \hookleftarrow
         !listconcat(traits,
       [NoSideEffect, TpuTypeRestrict,
         DeclareOpInterfaceMethods <
8
           GlobalGenInterface>,
9
         DeclareOpInterfaceMethods <
10
            InferenceInterface>])>;
11
```

TPU_Op has two interfaces, "GlobalGenInterface" and "InferenceInterface". "GlobalGenInterface" is used to generate chip command. "InferenceInterface" is used to do inference for tpu operations.

There are top operations defined based on TOP_BaseOp or TOP_Op. Here using tpu::ConvOp

, and tpu::CastOp, and tpu::GroupOp for example.

3.4.1 tpu::Conv2DOp

Conv2DOp is defined as below:

```
1 def Tpu_Conv2D0p: Tpu_Op < "Conv2D"> {
    let arguments = (ins
       AnyTensor:$input,
       AnyTensor: $filter,
       AnyTensorOrNone: $bias,
       I64ArrayAttr:$kernel_shape,
6
       I64ArrayAttr: $strides,
       I64ArrayAttr:$pads, // ←
           top,left,bottom,right
       DefaultValuedAttr < I64Attr, "1">: $group,
       OptionalAttr < I64ArrayAttr >: $dilations,
10
       {\tt DefaultValuedAttr < BoolAttr,} \;\; \hookleftarrow
11
           "false">: $do_relu,
       DefaultValuedAttr < F64Attr, ←
           "-1.0">: $relu_limit,
       //new param
13
       OptionalAttr < I64ArrayAttr >: $multiplier,
       OptionalAttr < I64ArrayAttr >: $rshift,
15
       OptionalAttr < Tpu_LayerGroupAttr >: $group_info
16
17
18
    let results = (outs AnyTensor:$output);
19
20 }
```

Compared to top::ConvOp, tpu::Conv2DOp has some new attributes: "multiplier", "rshift" and "group_info". "multiplier" and "rshift" are used to do INT8 convolution after quantization, and not used if do float convolution. "group_info" is used for the layer group. We will discuss layer group later.

3.4.2 tpu::CastOp

CastOp is defined as below:

CastOp is for transferring tensor type from one type to another. It can convert the F32 type to BF16[10] type or F16 type, or INT8 type, and the other way around is also OK

Specially, if input is F32 type and output is quantization type, such as Listing 2, then:

$$\mathsf{output} = \mathsf{RoundToInt8}(\frac{\mathsf{input}_{\mathsf{f32}}}{\mathsf{qscale}} + \mathsf{zeroPoint}) \qquad (2)$$

Listing 2: top.cast operaiotn convertion a calibrated type to quant.uniform type.

Listing 3: top.cast operaiotn convertion a diopquantuniform type to float 32 type.

```
1 %5 = "tpu.Cast"(%4) : (tensor<1x32x100x100x!quant.uniform<i8:f32, ← 0.43113517013250613:-2>>) -> tensor<1x32x100x100xf32>
```

If input is quantization type and output is F32 type, such as Listing 3, then

```
\mathsf{output} = (\mathsf{input}_{\mathsf{i8}} - \mathsf{zeroPoint}) * \mathsf{qscale} \tag{3}
```

3.4.3 tpu::GroupOp

GroupOp is defined as below:

```
1 def Tpu_GroupOp:Tpu_BaseOp<"Group"> {
    let summary = "Group operation";
2
    let description = [{
3
       Make ops in one group to inferece by \hookleftarrow
4
           local mem
    }];
5
     let arguments = (ins
6
       Variadic < AnyTensor >: $inputs,
       I64Attr: $nsecs,
      I64Attr: $hsecs
9
    ):
10
11
    let results = (outs ←
         Variadic < AnyTensor >: $outputs);
    let regions = (region \leftarrow
12
         SizedRegion <1>: $body);
13 }
```

GroupOp contains serial operations that can inference in tpu local memory. We will discuss it later.

3.5. Conversion

This section we discuss how to convert top ops to tpu ops.

We define "ConvertTopToTpu" pass like this:

```
1 def ConvertTopToTpu : \leftarrow
      Pass<"convert-top-to-tpu", "ModuleOp"> {
    let summary = "Convert top-level Top \leftarrow
        Ops to Tpu Ops";
    let constructor = \leftarrow
3
         "tpu_mlir::createConvertTopToTpu()";
    let dependentDialects = \hookleftarrow
        ["tpu_mlir::top::TopDialect", ←
        "tpu_mlir::tpu::TpuDialect"];
    let options = [
5
      Option<"mode", "mode", "std::string", ←
6
           /*default=*/"",
              "default quantization mode: \leftarrow
                   INT8/BF16/F16/F32">,
```

There are there options: mode, chip and is Asymmetric.

- 1) mode: set quantization mode, e.g. INT8, BF16, F16 or F32. Types should be supported by the chip.
- 2) **chip**: set chip name. TPU operations will act by this chip.
- 3) **isAsymmetric**: if **mode** is INT8, set true for asymmetric quantization; false for symmetric quantization.

Normally, TOP ops convert to TPU ops by float type (F32/BF16/F16), most of attributes are the same. But if by INT8 type, TOP ops need do PTQ (Post-training Quantization)[4], and add some external quantization attributes to Tpu Ops, while weight datas and inputs and outputs will be quantized to INT8. In addition, inputs and outputs of a NN model need to insert CastOp if convert type is not F32. The conversion flow chart shows as Figure 3.

3.6. Inference

This section we discuss why to do inference and how to support inference for top dialect and tpu dialect.

3.6.1 Why

TOP dialect do inference and get inference results, which has three uses.

 It can be used to compare with original model results, to make sure NN model convert to TOP dialect correctly.




Figure 3: The neural network model conversion flow of TPU-MLIR.

- 2) It can be used to do calibration, which uses a few sampled inputs to do inference by top mlir file and get every intermediate result, to stat proper min/max threshold, and would be used by Quantization.
- 3) It can be used to compare with tpu dialect to ensure tpu mlir is correct.

TPU dialect makes inference and gets inference results, would compare with top mlir results. If tpu mlir is in F32 mode, the results should be the same. If tpu mlir is BF16/F16 mode, the tpu results may have some loss but still should have a good cosine similarity (>0.95) and euclidean similarity (>0.85). If tpu mlir is INT8 mode, cosine similarity should be greater than 0.9, and euclidean similarity should be greater than 0.5, based on experience. If cosine similarity and euclidean similarity are not satisfied, conversion from top to tpu may have some problems.

```
Cosine similarity is defined as below:

def square_rooted(self, x):
    return sqrt(sum([a*a for a in x]))

def cosine_similarity(self, x, y):
    numerator = sum(a*b for a,b in zip(x,y))
    denominator = 
        self.square_rooted(x)*self.square_rooted(y)

return 
round(numerator/float(denominator),3)

cosine_similarity = cosine_similarity(x, y)

Euclidean similarity is defined as below:
```

At last, after being compiled, the model needs to do inferences in the tpu chip and compare with tpu mlir results to ensure codegen is correct. If not similar, codegen or chip may have some problems.

3.6.2 How

NN models inference by NN runtime. For example, ONNX models inference by ONNX runtime.

TOP dialect and TPU dialect inference by "InferenceInterface", which defines as below:

```
struct InferenceParameter {
    std::vector<float *> inputs;
    std::vector<float *> outputs;
    void *handle = nullptr;
4
5 };
_1 def InferenceInterface : \hookleftarrow
       OpInterface < "InferenceInterface" > {
    let cppNamespace = "::tpu_mlir";
    let methods = [
         InterfaceMethod <
4
5
           /*desc=*/[{}],
6
           /*retType=*/"::mlir::LogicalResult",
           /*methodName=*/"inference",
            /*args=*/(ins ←
                "InferenceParameter&":$param)
9
         InterfaceMethod <
10
11
           /*desc=*/[{}],
           /*retType=*/"::mlir::LogicalResult",
           /*methodName=*/"init",
13
           /*args=*/(ins \leftrightarrow
                "InferenceParameter&":$param)
15
         InterfaceMethod <
           /*desc=*/[{}],
17
           /*retType=*/"void",
           /*methodName=*/"deinit",
19
           /*args=*/(ins ←
20
                "InferenceParameter&":$param)
21
         >,
22
    ];
23 }
```

"inputs" and "outputs" in "InferenceParameter" point to input buffers and output buffers of the operation. All buffers that tensor needed would be allocated after mlir file were loaded. Each buffer size is calculated from Value's type. For example, the type tensor $\langle 1\times32\times100\times100\timesf32\rangle$ ', need size $1\times32\times100\times100\times$ sizeof (float) =1280000 bytes. Figure 4 is an example.

Weights are allocated and loaded first, and then activations are allocated. Before inference, inputs of the model will be loaded to input buffers. And then, do inference. After inference, results are stored in each activation buffers.

"handle" in "InferenceParameter" is used to point third-party excute engine, and it is optional.

"InferenceInterface" has three functions: "init", "in-




Figure 4: Buffer allocation in TPU-MLIR.




Figure 5: Slice the H dimensional in a layer group.

ference", "deinit". "init" and "deinit" are used to init and deinit handle of third-party engine if needed, or do nothing. "inference" is used to do inference by "inputs" in "InferenceParameter" and store results in "outputs" of "InferenceParameter".

3.7. Layer Group

Layer group in TPU-MLIR means some layers composed into one group execute in the TPU chip. The layer here is the same thing as the operation in MLIR. Typically, RAM on a chip is tiny, such as 256KB, while DDR off-chip is very large, such as 4GB. We need layers to run on the chip successively to achieve high performance, but the RAM on a chip is too small to support it. So we slice layers into small pieces to make sure layers in a group can run successively. Usually, we slice layers by N or H dimension. Figure 5 shows an example.

In mlir, we define group attributes for tpu operations:

```
parameters";
    let parameters = (ins
       "int64_t": $out_addr,
4
       "int64_t": $out_size,
       "int64_t":$buffer_addr,
6
       "int64_t": $buffer_size,
7
       "bool":$eu_align,
       ArrayRefParameter < "int64_t">: $h_idx,
9
       ArrayRefParameter < "int64_t">: $h_slice,
       ArrayRefParameter < "int64_t">: $n_idx,
11
12
       ArrayRefParameter < "int64_t">: $n_slice
    );
13
    let assemblyFormat = ""<" \leftarrow
14
         struct(params) `>`";
15 }
```

Different architecture TPU may have different attributes, attributes in "LayerGroup" are examples:

- 1) out_addr: output address in RAM on chip
- 2) out_size: output memory size in RAM on chip
- 3) buffer_addr: buffer address for operation in RAM on chip
- 4) buffer_size: buffer size in RAM on chip
- 5) eu_align: whether data arranged in RAM on chip is aligned
- 6) h_idx: offset positions in h dimension as h has been sliced
- 7) h_slice: size of each piece after sliced
- 8) n_idx, n_slice: for n dimension slice

MLIR file with groups, like this Listing 4 (to make it simple, we have removed unrelated info from the file): Layers in a group will execute on a chip successively, and the DMA will load data from DDR off-chip to RAM on-chip and store results back to DDR at the frontier of each group.

3.8. Workflow

This section we discuss the workflow of TPU-MLIR, expecially the main passes.

- 1) OnnxConverter: use python interface to convert ONNX NN models to the TOP dialect mlir.
- 2) Canolicalize for TOP: do graph optimization on top operations. For example, we fuse top::ReluOp into top::ConvOp, and we use depthwise conv to take the place of the batchNorn operation.
- Calibration for TOP: use a few sampled inputs to do inference by top mlir file, and get every intermediate result, to stat proper min/max threshold. We

```
%0 = "top.None"() : ()
      %1 = "top.Weight"() : ()
2
      %2 = "tpu.Group"(%arg0) ({
3
        %3 = "tpu.Load"(%arg0) {group_info = #tpu.lg<...>}
4
        %4 = "tpu.Cast"(%3) {group_info = #tpu.lg<...>}
        %5 = "tpu.Load"(%1) {group_info = #tpu.lg<...>}
6
        %6 = "tpu.Conv2D"(%4, %5, %0) {group_info = #tpu.lg<...>}
        %7 = "tpu.Cast"(%6) {group_info = #tpu.lg<...>}
8
        %8 = "tpu.Store"(%7) {group_info = #tpu.lg<...>}
10
        tpu. Yield %8 : tensor < 1x32x100x100xf32, 4295618560 : i64>
11
      ) {hsecs = 1 : i64, nsecs = 1 : i64}
      return %2 : tensor<1x32x100x100xf32, 4295618560 : i64>
```

use quant::CalibratedQuantizedType to express these calibration informations. For example, a value type is tensor $\langle 1 \times 16 \times 100 \times 100 \times f32 \rangle$, and it's calibration informations are: min = -4.178, max = 4.493, threshold = 4.30. Then new type would be tensor $\langle 1 \times 16 \times 100 \times 100 \times !$ quant.calibrated $\langle f32 \langle -4.178.4.493 \rangle \rangle$ for asymmetric quantizaion, and tensor $\langle 1 \times 16 \times 100 \times 100 \times !$ quant.calibrated $\langle f32 \langle -4.30.4.30 \rangle \rangle \rangle$ for symmetric quantization. Do calibation only for int8 quantizaiton, and there is no need to do it for float convertion.

- 4) Conversion for TOP: convert top operations to tpu operations. We have discussed it above.
- Layer group for TPU: determine groups of operations to execute successively in ram on tpu. We have discussed it above.
- 6) Memory assign for TPU: after TPU operations are ready, all operations out of group need to assign memory in DDR, especially assign physical address. We set physical address in tensor type, such as 4295618560 in tensor⟨1x32x100x100xf32, 4295618560:i64⟩. We don't discuss how to assign memory by an optimal solution here.
- 7) Codegen for TPU: each TPU operation has codegen interface for different chips and has a corresponding TPU commands packaged in one kernel API. So what codegen to do is here just to call these APIs for each tpu operations, and collect commands to store in one model.

4. Conclusion

We are developing TPU-MLIR to compile NN models for TPU. We design the TOP and TPU dialects as device-independent and device-dependent, respectively. We convert NN models to Top dialect as device independent and convert TOP to TPU for various chips and types. We define WeightOp for weight operation and store weight data

in the NumPy npz file. We design 'InferenceInterface' for top and tpu to ensure correct conversions. In the future, we will try to support more TPU chips and NN models with various NN frameworks.

References

- [1] J. Bai, F. Lu, K. Zhang, et al. Onnx: Open neural network exchange. https://github.com/onnx/onnx, 2019.
- [2] Y. Choukroun, E. Kravchik, F. Yang, and P. Kisilev. Low-bit quantization of neural networks for efficient inference. In 2019 IEEE/CVF International Conference on Computer Vision Workshop (ICCVW), pages 3009–3018. IEEE, 2019.
- [3] A. Gholami, S. Kim, Z. Dong, Z. Yao, M. W. Mahoney, and K. Keutzer. A survey of quantization methods for efficient neural network inference. arXiv preprint arXiv:2103.13630, 2021.
- [4] B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. Howard, H. Adam, and D. Kalenichenko. Quantization and training of neural networks for efficient integer-arithmetic-only inference. In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pages 2704–2713, 2018.
- [5] T. Jin, G.-T. Bercea, T. D. Le, T. Chen, G. Su, H. Imai, Y. Negishi, A. Leu, K. O'Brien, K. Kawachiya, et al. Compiling onnx neural network models using mlir. arXiv preprint arXiv:2008.08272, 2020.
- [6] R. Krishnamoorthi. Quantizing deep convolutional networks for efficient inference: A whitepaper. arXiv preprint arXiv:1806.08342, 2018.
- [7] C. Lattner, M. Amini, U. Bondhugula, A. Cohen, A. Davis, J. Pienaar, R. Riddle, T. Shpeisman, N. Vasilache, and O. Zinenko. Mlir: Scaling compiler infrastructure for domain specific computation. In 2021 IEEE/ACM International Symposium on Code

- Generation and Optimization (CGO), pages 2–14. IEEE, 2021.
- [8] S. Migacz. Nvidia 8-bit inference with tensorrt. *GPU Technology Conference*, 2017.
- [9] N. Vasilache, O. Zinenko, A. J. Bik, M. Ravishankar, T. Raoux, A. Belyaev, M. Springer, T. Gysi, D. Caballero, S. Herhut, et al. Composable and modular code generation in mlir: A structured and retargetable approach to tensor compiler construction. arXiv preprint arXiv:2202.03293, 2022.
- [10] S. Wang and P. Kanwar. Bfloat16: The secret to high performance on cloud tpus. *Google Cloud Blog*, 4, 2019.
- [11] H. Wu, P. Judd, X. Zhang, M. Isaev, and P. Micikevicius. Integer quantization for deep learning inference: Principles and empirical evaluation. *arXiv* preprint *arXiv*:2004.09602, 2020.