# PROJECT 1: FIFO VERIFICATION

For Kareem Waseem



### Design

```
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO (FIFO_if.DUT fifo_if);
parameter FIFO_WIDTH = 16, FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max_fifo_addr:0] count;
always @(posedge fifo if.clk or negedge fifo if.rst n) begin
   if (!fifo_if.rst_n) begin
       wr ptr <= 0;
       fifo_if.wr_ack <= 0;</pre>
       fifo if.overflow <= 0;</pre>
   end else if (fifo_if.wr_en && count < FIFO_DEPTH) begin
       mem[wr_ptr] <= fifo_if.data_in;</pre>
       fifo if.wr ack <= 1;
       wr_ptr <= wr_ptr + 1;</pre>
   end else begin
       fifo_if.wr_ack <= 0;</pre>
       if (fifo_if.full && fifo_if.wr_en)
           fifo if.overflow <= 1;</pre>
       else
           fifo if.overflow <= 0;</pre>
   end
end
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
   if (!fifo_if.rst_n) begin
       rd ptr <= 0;
       fifo_if.data_out <= 0;</pre>
       fifo if.underflow <= 0;</pre>
   end else if (fifo_if.rd_en && count != 0) begin
       fifo if.data out <= mem[rd ptr];</pre>
```

```
rd ptr <= rd_ptr + 1;
    end else begin
        if (fifo_if.empty && fifo_if.rd_en)
            fifo if.underflow <= 1;</pre>
        else
            fifo if.underflow <= 0;
    end
end
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        count <= 0;</pre>
    end else begin
        if (({fifo if.wr en, fifo if.rd en} == 2'b10) && !fifo if.full)
            count <= count + 1;</pre>
        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
            count <= count - 1;</pre>
        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11)) begin
            if (fifo if.empty)
                count <= count + 1;</pre>
            else if (fifo if.full)
                count <= count - 1;</pre>
        end
    end
end
assign fifo if.full = (count == FIFO DEPTH)? 1 : 0;
assign fifo_if.empty = (count == 0)? 1 : 0;
assign fifo if.almostfull = (count == FIFO DEPTH-1)? 1 : 0;
assign fifo_if.almostempty = (count == 1)? 1 : 0;
`ifdef SIM
    always comb begin
        if (!fifo_if.rst_n)
            reset sva : assert final ((count == 0) && (rd ptr == 0) && (wr ptr ==
0) && (fifo_if.overflow == 0) && (fifo_if.underflow == 0) && (fifo_if.data_out ==
0) && (fifo_if.wr_ack == 0));
    end
    // Write Acknowledge
    property wr ack;
        @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.wr_en &&
count < FIFO_DEPTH) |=> (fifo_if.wr_ack);
    endproperty
```

```
// Overflow Detection
    property overflow;
        @(posedge fifo if.clk) disable iff (!fifo if.rst n) (fifo if.wr en &&
count == FIFO_DEPTH) |=> (fifo_if.overflow);
    endproperty
    // Underflow Detection
    property underflow;
        @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.rd_en &&
count == 0) |=> (fifo_if.underflow);
    endproperty
    // Empty Flag Assert
    property empty;
        @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (count == 0) |->
(fifo_if.empty);
    endproperty
    // Full Flag Assert
    property full;
        @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (count == FIFO_DEPTH)
|-> (fifo if.full);
    endproperty
    // Almost Full Flag Assert
    property almostfull;
        @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (count == FIFO_DEPTH-
1) |-> (fifo if.almostfull);
   endproperty
    // Almost Empty Flag Assert
    property almostempty;
        @(posedge fifo if.clk) disable iff (!fifo if.rst n) (count == 1) |->
(fifo_if.almostempty);
    endproperty
    // Pointer Write Wraparound
    property W_wrapping;
        @(posedge fifo if.clk) disable iff (!fifo if.rst n) (fifo if.wr en &&
wr ptr == FIFO DEPTH-1 && count < FIFO DEPTH) |=> (wr ptr == 0);
    endproperty
    // Pointer Read Wraparound
   property R_wrapping;
```

```
@(posedge fifo if.clk) disable iff (!fifo if.rst n) (fifo if.rd en &&
rd ptr == FIFO DEPTH-1 && count > 0) |=> (rd ptr == 0);
   endproperty
   // Threshold
   property threshold;
       @(posedge fifo if.clk) disable iff (!fifo if.rst n) (wr ptr < FIFO DEPTH)
&& (rd_ptr < FIFO_DEPTH) && (count <= FIFO_DEPTH);
   endproperty
   assert property (wr_ack); // Write Acknowledge
   assert property (overflow); // Overflow Detection
   assert property (underflow); // Underflow Detection
   assert property (empty);
                                // Empty Flag Assert
   assert property (full); // Full Flag Assert
   assert property (almostfull); // Almost Full Flag Assert
   assert property (almostempty); // Almost Empty Flag Assert
   assert property (W_wrapping); // Pointer Write Wraparound
   assert property (R wrapping); // Pointer Read Wraparound
   assert property (threshold); // Threshold
   cover property (wr_ack);
                                // Write Acknowledge
   cover property (overflow);
   cover property (underflow);
                                // Underflow Detection
   cover property (empty);
                                // Empty Flag Assert
                            // Full Flag Assert
   cover property (full);
   cover property (almostfull); // Almost Full Flag Assert
   cover property (almostempty); // Almost Empty Flag Assert
   cover property (W_wrapping); // Pointer Write Wraparound
   cover property (R_wrapping); // Pointer Read Wraparound
   cover property (threshold);  // Threshold
 endif
endmodule
```

- Handle reset as it was only reset pointers and counter.
- Make underflow flag inside always block as this flag is sequential (as specs said).
- Make almostfull flag high when counter is less than the full by 1 not by 2 (as specs said).
- Make the condition of overflow flag with (&&) as it was (&).
- Adding the missing case as I can read and write at the same time so we have to handle it when updating counter of the design.

### Verification Plan

Label	Design Required Description Stimulus Generation		Functional Coverage	Functionality Check			
FIFO Reset Test	When rst_n is low, all outputs must reset (data_out=0, wr_ack=0, underflow=0, overflow=0)	Directed at the start of the simulation	reset_cp coverpoint (bins rst_0, rst_1)	reset_sva assertion to make sure output is correct			
FIFO Write Test	Verify writing in fifo with random inputs	Directed by using repeat block during the simulation	wr_en_cp, wr_ack_F_cp, overflow_F_cp, full_F_cp, almostfull_F_cp (cross coverage with wr_en)	Assertions: wr_ack, overflow, full, almostfull to make sure output is correct			
FIFO Read Test	Verify reading when data exists and underflow detection when queue empty	Directed by using repeat block during the simulation	rd_en_cp, underflow_F_cp, empty_F_cp, almostempty_F_cp (cross coverage with rd_en)	Assertions: underflow, empty, almostempty; scoreboard check_data ensures popped values match golden queue			
FIFO Write and Read Test	Verify simultaneous read and write updates pointers/count correctly	Directed by using repeat block during the simulation	Cross coverpoints: x_wr_rd_full, x_wr_rd_empty, x_wr_rd_af, x_wr_rd_ae, x_wr_rd_ack, x_wr_rd_of, x_wr_rd_uf → ensures corner cases of simultaneous ops	Assertions: wr_ack, underflow, overflow, W_wrapping, R_wrapping, threshold; scoreboard check_data ensures correct enqueue+dequeue behavior			
FIFO General Test	Randomized operations must match scoreboard reference model for all input combinations	Randomized inside repeat block during	All coverpoints + crosses: wr_en_cp, rd_en_cp, flag coverpoints (full, empty, almostfull, almostempty, overflow, underflow, wr_ack)	Assertions + scoreboard check_data: ensures DUT matches reference model across random scenarios, hitting all corner cases and achieving full functional coverage goals.			

### **Design Verification**

### Shared Package

```
package shared_pkg;

bit test_finished;
 int correct_count = 0, error_count = 0;

endpackage : shared_pkg
```

#### **FIFO Transaction**

```
package FIFO_transaction_pkg;
  import shared_pkg::*;

class FIFO_transaction;

  logic [15:0] data_out;
  logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow;

int RD_EN_ON_DIST, WR_EN_ON_DIST;
```

```
rand logic rst_n, wr_en, rd_en;
rand logic [15:0] data_in;

function new(int rd_dist = 30, int wr_dist = 70);
    RD_EN_ON_DIST = rd_dist;
    WR_EN_ON_DIST = wr_dist;
    endfunction : new

    constraint reset_c {rst_n dist {1 := 98 , 0 := 2};}
    constraint wr_en_c {wr_en dist {1 := WR_EN_ON_DIST , 0 := (100 - WR_EN_ON_DIST)};}
    constraint rd_en_c {rd_en dist {1 := RD_EN_ON_DIST , 0 := (100 - RD_EN_ON_DIST)};}
    endclass : FIFO_transaction
endpackage : FIFO_transaction_pkg
```

#### FIFO Coverage

```
package FIFO_coverage_pkg;
   import FIFO_transaction_pkg::*;

class FIFO_coverage;

FIFO_transaction F_cvg_txn;

covergroup cg;
   wr_en_cp : coverpoint F_cvg_txn.wr_en {
        bins wr_0 = {0};
        bins wr_1 = {1};
   }

   rd_en_cp : coverpoint F_cvg_txn.rd_en {
        bins rd_0 = {0};
        bins rd_1 = {1};
   }

   reset_cp : coverpoint F_cvg_txn.rst_n {
        bins rst_0 = {0};
        bins rst_1 = {1};
   }
}
```

```
// flag cover points
             full F cp : coverpoint F cvg txn.full {
                 bins full_0 = \{0\};
                 bins full 1 = \{1\};
            empty F cp : coverpoint F cvg txn.empty {
                 bins empty_0 = \{0\};
                 bins empty 1 = \{1\};
             almostfull F cp : coverpoint F cvg txn.almostfull {
                 bins almostfull_0 = {0};
                 bins almostfull 1 = {1};
            almostempty_F_cp : coverpoint F_cvg_txn.almostempty {
                 bins almostempty_0 = {0};
                 bins almostempty 1 = \{1\};
            overflow F cp : coverpoint F_cvg_txn.overflow {
                 bins overflow 0 = {0};
                 bins overflow 1 = {1};
            underflow F_cp : coverpoint F_cvg_txn.underflow {
                 bins underflow 0 = {0};
                 bins underflow 1 = {1};
             wr_ack_F_cp : coverpoint F_cvg_txn.wr_ack {
                 bins wr_ack_0 = \{0\};
                 bins wr ack 1 = \{1\};
            // cross coverage
             x_wr_rd_full : cross wr_en_cp , rd_en_cp , full_F_cp {ignore_bins x
= binsof(rd_en_cp.rd_1) && binsof(full_F_cp.full_1);}
            x_wr_rd_empty : cross wr_en_cp , rd_en_cp , empty_F_cp {ignore_bins x
= binsof(wr_en_cp.wr_1) && binsof(empty_F_cp.empty_1);}
            x_wr_rd_af : cross wr_en_cp , rd_en_cp , almostfull_F_cp;
            x_wr_rd_ae : cross wr_en_cp , rd_en_cp , almostempty_F_cp;
x_wr_rd_of : cross wr_en_cp , rd_en_cp , overflow_F_cp
{ignore bins x = binsof(wr en cp.wr 0) && binsof(overflow F cp.overflow 1);}
```

- o The ignored bins are for the cases that could not be hit or be achieved:
- Full on with rd\_en on as full is combinational so on seeing read operation it changed immediately and there is no meaning to see full flag with read operation.
- Empty on with wr\_en on as empty is combinational so on seeing write operation it changed immediately and there is no meaning to see empty flag with write operation.
- The overflow on with wr\_en off as overflow is defined signal to detect attempt to write for full FIFO so it can't be achieved.
- The underflow on with rd\_en off as underflow is defined signal to detect attempt to read for empty FIFO so it can't be achieved.
- The wr\_ack on with wr\_en off as wr\_ack is defined to sure that the write operation is done so it can't be achieved.

#### FIFO Scoreboard

```
package FIFO scoreboard pkg;
    import FIFO_transaction_pkg::*;
    import shared_pkg::*;
    class FIFO_scoreboard;
        bit [15:0] data_out_gold;
        bit wr_ack_gold, overflow_gold, full_gold, empty_gold, almostfull_gold,
almostempty gold, underflow gold;
        logic [15:0] golden_mem [$]; // queue for golden model
        function void check_data (FIFO_transaction obj);
            reference_model(obj);
            // compare data out only when read happened and no underflow
            if (obj.rd_en && golden_mem.size() >= 0) begin
                if (underflow_gold) begin
                    if (!obj.underflow) begin
                        $display("ERROR: DUT underflow not asserted when
expected");
                        error_count++;
                    end else
                        correct_count++;
                end else begin
                    if (data_out_gold == obj.data_out)
                        correct_count++;
                    else begin
                        $display("MISMATCH: DUT data out is %0h and expected
%0h",obj.data_out,data_out_gold);
                        error_count++;
                    end
                end
            end
        endfunction : check_data
        function void reference_model (FIFO_transaction dut_obj);
            wr_ack_gold = 0;
            overflow_gold = 0;
            underflow_gold = 0;
            if (!dut_obj.rst_n) begin
               golden mem.delete();
```

```
wr_ack_gold = 0;
    overflow gold = 0;
    underflow_gold = 0;
    data_out_gold = 0;
end else begin
    case ({dut_obj.wr_en , dut_obj.rd_en})
        2'b10 : begin
            if(golden_mem.size() < 8) begin</pre>
                golden_mem.push_back(dut_obj.data_in);
                wr_ack_gold = 1;
                overflow_gold = 0;
            end else begin
                overflow_gold = 1;
                wr_ack_gold = 0;
            end
        end
        2'b01 : begin
            if (golden_mem.size() > 0) begin
                data_out_gold = golden_mem.pop_front();
                underflow_gold = 0;
            end else begin
                underflow_gold = 1;
            end
        end
        2'b11 : begin
            if (golden_mem.size() == 0) begin
                if(golden mem.size() < 8) begin</pre>
                    golden_mem.push_back(dut_obj.data_in);
                    wr_ack_gold = 1;
                    overflow_gold = 0;
                end else begin
                    overflow gold = 1;
                    wr_ack_gold = 0;
                end
            end else if (golden_mem.size() == 8) begin
                if (golden_mem.size() > 0) begin
                    data_out_gold = golden_mem.pop_front();
                    underflow_gold = 0;
                end else begin
                    underflow_gold = 1;
                end
            end else begin
                if (golden_mem.size() > 0)
```

```
data_out_gold = golden_mem.pop_front();
                             if (golden_mem.size() < 8) begin</pre>
                                 golden_mem.push_back(dut_obj.data_in);
                                 wr_ack_gold = 1;
                             end
                         end
                    end
                endcase
                // flag update
                empty gold = (golden mem.size() == 0);
                full_gold = (golden_mem.size() == 8);
                almostempty gold = (golden mem.size() == 1);
                almostfull_gold = (golden_mem.size() == 7);
            end
        endfunction : reference_model
    endclass : FIFO scoreboard
endpackage : FIFO scoreboard pkg
```

#### FIFO Testbench

```
module FIFO_tb (FIFO_if.TEST fifo_if);
    import shared_pkg::*;
    import FIFO_transaction_pkg::*;
    FIFO_transaction trans_obj = new();
    task assert_reset();
        fifo if.rst n = 0;
        @(negedge fifo_if.clk);
        -> fifo_if.sample_start;
        fifo_if.rst_n = 1;
    endtask : assert_reset
    task write_check();
        fifo_if.wr_en = 1;
        fifo if.rd en = 0;
        fifo_if.data_in = $random();
        @(negedge fifo_if.clk);
        -> fifo_if.sample_start;
        fifo_if.wr_en = 0;
    endtask : write_check
```

```
task read_check();
        fifo if.rd en = 1;
        @(negedge fifo_if.clk);
        -> fifo if.sample start;
        fifo_if.rd_en = 0;
    endtask : read_check
    task write_read_check();
        fifo if.wr en = 1;
        fifo_if.rd_en = 1;
        fifo_if.data_in = $random();
        @(negedge fifo if.clk);
        -> fifo_if.sample_start;
        fifo if.wr en = 0;
        fifo_if.rd_en = 0;
    endtask : write_read_check
    initial begin
        assert_reset();
        repeat(10) write_check();
        repeat(10) read_check();
        repeat(10) write_read_check();
        repeat(200) begin
            assert(trans_obj.randomize());
            // drive the signals
            fifo_if.rd_en = trans_obj.rd_en;
            fifo_if.wr_en = trans_obj.wr_en;
            fifo_if.rst_n = trans_obj.rst_n;
            fifo_if.data_in = trans_obj.data_in;
            @(negedge fifo_if.clk);
            -> fifo_if.sample_start;
        end
        test finished = 1;
        @(negedge fifo_if.clk);
        -> fifo_if.sample_start;
    end
endmodule : FIFO_tb
```

#### Monitor

```
module FIFO monitor (FIFO if.MON fifo if);
    import FIFO transaction pkg::*;
    import FIFO_coverage_pkg::*;
    import FIFO scoreboard pkg::*;
    import shared_pkg::*;
    FIFO_transaction trans_obj = new();
    FIFO coverage cov obj = new();
    FIFO scoreboard sb obj = new();
    initial begin
       forever begin
           @(fifo_if.sample_start);
           @(negedge fifo if.clk);
           trans_obj.data_in = fifo_if.data_in;
           trans obj.rst n
                                = fifo if.rst n;
                               = fifo_if.wr_en;
           trans_obj.wr_en
           trans_obj.rd_en
                                = fifo if.rd en;
           trans_obj.data_out = fifo_if.data_out;
           trans_obj.wr_ack
                              = fifo_if.wr_ack;
           trans obj.full
                                = fifo if.full;
                                = fifo_if.empty;
           trans_obj.empty
           trans obj.almostfull = fifo if.almostfull;
           trans_obj.almostempty = fifo_if.almostempty;
           trans_obj.overflow = fifo_if.overflow;
            trans obj.underflow = fifo if.underflow;
            fork
               begin
                   cov_obj.sample_data(trans_obj);
               end
               begin
                   sb_obj.check_data(trans_obj);
               end
            join
            if (test finished) begin
               $display("Simulation finished. correct_count =%0d error_count
=%0d", correct_count, error_count);
               $stop();
            end
       end
    end
endmodule : FIFO monitor
```

#### Interface

```
interface FIFO_if (clk);
    localparam FIFO_WIDTH = 16, FIFO_DEPTH = 8;
    input bit clk;
    logic [FIFO_WIDTH-1:0] data_in, data_out;
    logic rst_n, wr_en, rd_en, wr_ack, overflow, full, empty, almostfull,
almostempty, underflow;
    event sample start;
    modport DUT (input data_in, clk, rst_n, wr_en, rd_en, output data_out,
wr_ack, overflow, full, empty, almostfull, almostempty, underflow, import
sample start);
    modport TEST (output data_in,rst_n, wr_en, rd_en, input clk, data_out,
wr_ack, overflow, full, empty, almostfull, almostempty, underflow, import
sample start);
    modport MON (input data_in, clk, rst_n, wr_en, rd_en, data_out, wr_ack,
overflow, full, empty, almostfull, almostempty, underflow, import sample_start);
endinterface : FIFO if
```

### Top

```
module FIFO_top ();

parameter FIFO_WIDTH = 16 , FIFO_DEPTH = 8;

bit clk;

initial begin
    forever #5 clk = ~clk;
end


// instantiate
FIFO_if fifo_if (clk);

FIFO DUT (fifo_if);
FIFO_monitor MON (fifo_if);
FIFO_tb TEST (fifo_if);
endmodule : FIFO_top
```

#### Do file

```
vlib work
vlog shared_pkg.sv FIFO_transaction.sv FIFO_coverage.sv FIFO_scoreboard.sv FIFO_monitor.sv FIFO_tb.sv FIFO_if.sv FIFO_top.sv FIFO.sv +define+SIM +cover +covercells
vsim -voptargs=+acc work.FIFO_top -cover -sv_seed 587472825
run 0
add wave *
coverage save top.ucdb -onexit -du FIFO
run -all
vcover report top.ucdb -details -annotate -all -output coverage_rpt.txt
coverage report -detail -cvg -directive -comments -output {fcover_report.txt} {}
```

### Waveform



## Coverage Report

Assertion Coverage: Assertions	11	11	0	100.00%
Branch Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	29	29	0	100.00%
Condition Coverage: Enabled Coverage	Bins		Misses C	
Conditions	20	20	0	100.00%
Directive Coverage: Directives	10	10 0	100.00%	
Statement Coverage: Enabled Coverage	Bins F	Hits Misses	Coverage	
Statements	29	29 0	100.00%	
Toggle Coverage: Enabled Coverage	Bins	Hits Miss	ses Covera	age
Toggles	20	20	0 100.0	90%

Directive Coverage: Directives	10	1	0	0 :	100.00%		
DIRECTIVE COVERAGE:							
Name		Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/ <u>FIFO top</u> /DUT/ <u>cover threshold</u>		FIFO	Verilog	SVA	FIF0.sv(152)	228	Covered
/FIFO_top/DUT/coverR_wrapping		FIFO	Verilog	SVA	FIF0.sv(151)	6	Covered
/FIFO_top/DUT/coverW_wrapping		FIFO	Verilog	SVA	FIF0.sv(150)	10	Covered
/FIFO_top/DUT/coveralmostempty		FIFO	Verilog	SVA	FIF0.sv(149)	17	Covered
/FIFO_top/DUT/coveralmostfull		FIFO	Verilog	SVA	FIF0.sv(148)	56	Covered
/FIFO top/DUT/cover full		FIFO	Verilog	SVA	FIF0.sv(147)	85	Covered
/FIFO top/DUT/cover empty		FIFO	Verilog	SVA	FIF0.sv(146)	8	Covered
/FIFO top/DUT/cover underflow		FIFO	Verilog	SVA	FIF0.sv(145)	4	Covered
/FIFO top/DUT/cover overflow		FIF0	Verilog	SVA	FIF0.sv(144)	58	Covered
/FIFO top/DUT/cover <u>wr ack</u>		FIF0	Verilog	SVA	FIF0.sv(143)	98	Covered

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
<u>Coverpoints</u> /Crosses	17	na	na	<u>na</u>
Covergroup Bins	66	66	0	100.00%



/FIFO_top/DUT/coverthreshold	SVA	1	Off	228	1	Unli	1	100%	<b>-</b>
/FIFO_top/DUT/coverR_wrapping	SVA	1	Off	6	1	Unli	1	100%	
/FIFO_top/DUT/coverW_wrapping	SVA	1	Off	10	1	Unli	1	100%	<b>—</b> 🗸
/FIFO_top/DUT/coveralmostempty	SVA	1	Off	17	1	Unli	1	100%	<b>-</b>
/FIFO_top/DUT/coveralmostfull	SVA	1	Off	56	1	Unli	1	100%	
/FIFO_top/DUT/coverfull	SVA	1	Off	85	1	Unli	1	100%	<b>—</b> 🗸
/FIFO_top/DUT/coverempty	SVA	1	Off	8	1	Unli	1	100%	<b>—</b> 🗸
/FIFO_top/DUT/coverunderflow	SVA	1	Off	4	1	Unli	1	100%	<b>—</b> 🗸
/FIFO_top/DUT/coveroverflow	SVA	1	Off	58	1	Unli	1	100%	<b>—</b> 🗸
/FIFO_top/DUT/coverwr_ack	SVA	1	Off	98	1	Unli	1	100%	