Digital Systems 1 – Computer Assignment 5 Samira Hajizadeh - 810198378 Part A)

The behavioral SystemVerilog description of the Moore machine that detects 10010:

```
Ln#
        timescale lns/lns
     module Ql(input Clock, j, Reset, output logic w);
               //10010
               logic [2:0] state;
               parameter a=3'b000, b=3'b001, c=3'b010, d=3'b011, e=3'b100, f=3'b101;
               always @(posedge Clock, posedge Reset) begin
                       if(Reset) begin state<=a; w<=0; end
                       else begin
                               case (state)
10
                                       a: if(j==1) begin w<=0; state<=b; end
11
12
                                          else begin w<=0; state<=a; end
                                       b: if(j==0) begin w<=0; state<=c; end
                                          else begin w<=0; state<=b; end
13
14
                                       c: if(j==0) begin w<=0; state<=d; end
15
                                          else begin w<=0; state<=b; end
16
                                       d: if(j==1) begin w<=0; state<=e; end
17
                                          else begin w<=0; state<=a; end
18
                                       e: if(j==0) begin w<=0; state<=f; end
19
                                          else begin w<=0; state<=b; end
20
21
                                       f: if(j==0) begin w<=1; state<=d; end
                                          else begin w<=1; state<=b; end
22
                                       default: state<=a;
23
                               endcase
24
                       end
25
     endmodule
26
```

i) The System Verilog code of the test bench:


```
Ln#
        timescale lns/lns
     module moore_TB();
               logic j;
 5
               logic clock;
               logic reset = 0;
               logic w;
               logic w2;
 8
 9
               Ql m(clock, j, reset, w);
10
               initial begin
12
                        clock = 0;
13
                        forever #50ns clock = ~clock;
14
               end
15
               initial begin
16
                        #100ns j = 0;
17
18
                        #100ns reset = 1;
19
                        #100ns reset = 0;
20
                        #100ns j = 1;
21
                        #100ns j = 0;
22
                        #100ns j = 0;
23
                        #100ns j = 1;
24
                        #100ns j = 0;
25
                        #100ns j = 0;
26
                        #100ns j = 1;
                        #100ns j = 0;
28
                        #100ns j = 0;
29
                        #100ns j = 0;
30
                        #100ns j = 1;
31
                        #100ns j = 0;
32
                        #100ns j = 0;
33 🔷
                        #100ns $stop;
34
35
36
       endmodule
```

The output waveform which validates the System Verilog code:




After all parts of the sequence is detected, as the next clock rises and the positive edge written in the sensitivity list is triggered, the output becomes one and stays the same until the next clock rise. Due to the design of the test bench, the sequence is also detected in t = 1250.


A-ii) The created symbol of the moore machine:




The flow summary of the compilation of the symbol:




The number of logic elements used is another word for the number of cells.




Post mapping view:



Post-fitting view:




State machine view:




Transitions and Encoding:

	Source State	Destination State	Condition
1	a	a	(!j)
2	a	b	(j)
3	b	с	(!j)
4	b	b	(j)
5	с	d	(!j)
6	с	b	(j)
7	d	e	(j)
8	d	a	(!j)
9	e	f	(!j)
10	e	b	(j)
11	f	d	(!j)
12	f	b	(j)



Timings:



- Columbia						
	Pin	I/O Standard	10-90 Rise Time	90-10 Fall Time		
1	Clock	2.5 V	2000 ps	2000 ps		
2	Reset	2.5 V	2000 ps	2000 ps		
3	j	2.5 V	2000 ps	2000 ps		
4	~ALTERA_ASDO_DATA1~	2.5 V	2000 ps	2000 ps		
5	~ALTERA_FLASH_nCE_nCSO~	2.5 V	2000 ps	2000 ps		
6	~ALTERA_DATA0~	2.5 V	2000 ps	2000 ps		


A-iii) In order to instantiate from the output of the synthesize, its name was changed to Q1_2.

```
29
 30
         `timescale 1 ps/ 1 ps
 31
 32
      □ module
               Q1 2 (
33
                 Clock,
 34
                j,
 35
                Reset,
 36
                w);
 37
        input
                Clock;
 38
        input
                j;
 39
        input
                Reset;
 40
        output w;
 41
 42
      □ // Design Ports Information
                => Location: PIN 33,
 43
■ Wave ×
            Q1.sv ×
                       Q1_TB.sv ×
                                    Q1.svo ×
```

The picture of the updated test bench:

```
timescale lns/lns
     pmodule moore_TB();
               logic j;
               logic clock;
 6
               logic reset = 0;
               logic w;
 8 🐴
               logic w2;
               Q1 m(clock, j, reset, w);
10
              Q1_2 m2(clock, j, reset, w2);
11
12
               initial begin
13
                       clock = 0;
                       forever #50ns clock = ~clock;
15
16
               initial begin
17
                       #100ns j = 0;
18
19
                       #100ns reset = 1;
                       #100ns reset = 0;
                       #100ns j = 1;
22
                       #100ns j = 0;
                       #100ns j = 0;
#100ns j = 1;
23
24
25
                        #100ns j = 0;
26
                        #100ns j = 0;
27
                        #100ns j = 1;
                        #100ns j = 0;
29
                        #100ns j = 0;
                        #100ns j = 0;
30
31
                        #100ns j = 1;
32
                        #100ns j = 0;
33
                        #100ns j = 0;
34 🔷
                        #100ns $stop;
35
36
37
       endmodule
38
```

The output waveform of the test bench:



As seem in the picture the output of the post-synthesize module has output delay. in other words, contrarily to 'w' that alters instantaneously as the given delay in test bench is finished, 'w2' changes a 6ns delay on top of the given one. The reason for this is that the System Verilog code is assigned to a cycloneiv-family hardware and contains its specified gate delays.

Part B)


The behavioral SystemVerilog description of the Mealy machine that detects 10010:

```
timescale lns/lns
    module Q2(input Clock, j, Reset, output logic w);
              //10010
              logic [2:0] state;
              parameter a=3'b000, b=3'b001, c=3'b010, d=3'b011, e=3'b100;
              always @(posedge Clock, posedge Reset) begin
                       if(Reset) begin state<=a; w<=0; end</pre>
                       else begin
10
                               case (state)
11
                                       a: if(j==1) begin w<=0; state<=b; end
12
                                         else begin w<=0; state<=a; end
13
                                       b: if(j==0) begin w<=0; state<=c; end
14
                                          else begin w<=0; state<=b; end
15
                                       c: if(j==0) begin w<=0; state<=d; end
16
                                          else begin w<=0; state<=b; end
17
                                       d: if(j==1) begin w<=0; state<=e; end
                                          else begin w<=0; state<=a; end
18
19
                                       e: if(j==0) begin w<=1; state<=c; end
                                          else begin w<=0; state<=b; end
20
21
                                       default: state<=a;
22
                               endcase
23
                       end
24
              end
     endmodule
25
26
```

i) The System Verilog code of the test bench:


```
□ module mealy_TB();
               logic j;
 5
               logic clock;
               logic reset = 0;
               logic w;
 8
               Q2 m(clock, j, reset, w);
 9
10
               initial begin
                       clock = 0;
11
12
                       forever #50ns clock = ~clock;
13
               end
14
               initial begin
16
                        #100ns j = 0;
17
                        #100ns reset = 1;
                        #100ns reset = 0;
18
19
                        #100ns j = 1;
20
                        #100ns j = 0;
                        #100ns j = 0;
21
                        #100ns j = 1;
22
                        #100ns j = 0;
23
                        #100ns j = 0;
25
                        #100ns j = 1;
26
                        #100ns j = 0;
                        #100ns j = 0;
27
                        #100ns j = 0;
28
29
                        #100ns j = 1;
30
                        #100ns j = 0;
                        #100ns j = 0;
31
32 🗬
                        #100ns $stop;
33
               end
34
35
       endmodule
```

The output waveform which validates the System Verilog code:



After all parts of the sequence is detected, the output becomes one immediately and stays the same until the next clock rise. Due to the design of the test bench, the sequence is also detected in t = 1150.

A-ii) The created symbol of the mealy machine:




The flow summary of the compilation of the symbol:


Flow Summary	
<pre><<filter>></filter></pre>	
Flow Status	Successful - Mon Jun 14 21:27:24 2021
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	Q2
Top-level Entity Name	Q2
Family	Cyclone IV E
Device	EP4CE6E22A7
Timing Models	Final
Total logic elements	5 / 6,272 (< 1 %)
Total registers	5
Total pins	4 / 92 (4 %)
Total virtual pins	0
Total memory bits	0 / 276,480 (0 %)
Embedded Multiplier 9-bit elements	0 / 30 (0 %)
Total PLLs	0/2(0%)

The number of logic elements used is another word for the number of cells.


RTL viewer:




Post mapping view:



Post-fitting view:




State machine view:



Transitions and Encoding:

Source State	Destination State	Condition							
a	b	(j)							
a	a	(!j)							
b	b	(j)	1						T
b	с	(!j)		Name	d	С	b	a	
с	b	(j)	1	a	0	0	0	0	
с	d	(!j)	₂	b	0	0	1	1	Ì
d	e	(j)							+
d	a	(!j)	3	С	U	-	U	-	-
e	b	(j)	4	d	1	0	0	1	
e	с	(!j)	5	e	0	0	0	1	
	a b c c d d	a b a a b b b b c c c b c d d e d a e b	a a (!j) b b (j) b c (!j) c b (j) c d (!j) d e (j) d a (!j)	a b (j) a a (!j) b b (j) b c (!j) c b (j) c d (!j) d e (j) d a (!j) e b (j)	a b (i) a a (!j) b b (i) b c (!j) c b (i) c d (!j) d e (i) d a (!j) e b (i)	a b (j) a a (!j) b b (j) b c (!j) c b (i) c d (!j) d e (j) d a (!j) e b (j)	a b (j) a a (!j) b b (j) b c (!j) c b (ij) c d e (j) d a (!j) e b (j)	a b (j) a a (!j) b b (j) b c b (ij) c b (ij) c d a (!j) d e (j) d a (!j) e b (j)	a b (j) a a (!j) b b (j) b c (!j) c b (j) c d (!j) d e (j) d a (!j) e b (j)

Timings:




	Pin	I/O Standard 10-90 Rise Time		90-10 Fall Time		
1	j	2.5 V	2000 ps	2000 ps		
2	Clock	2.5 V	2000 ps	2000 ps		
3	Reset	2.5 V	2000 ps	2000 ps		
4	~ALTERA_ASDO_DATA1~	2.5 V	2000 ps	2000 ps		
5	~ALTERA_FLASH_nCE_nCSO~	2.5 V	2000 ps	2000 ps		
6	~ALTERA_DATAO~	2.5 V	2000 ps	2000 ps		

A-iii) In order to instantiate from the output of the synthesize, its name was changed to Q2_2.

The picture of the updated test bench:

```
timescale lns/lns
     module mealy TB();
               logic j;
               logic clock;
 6
               logic reset = 0;
               logic w;
               logic w2;
               Q2 m(clock, j, reset, w);
 9
10
               Q2_2 m2(clock, j, reset, w2);
11
12
     中
               initial begin
13
                        clock = 0;
14
                        forever #50ns clock = ~clock;
15
               end
16
17
               initial begin
18
                        #100ns j = 0;
                        #100ns reset = 1;
19
20
                        #100ns reset = 0;
21
                        #100ns j = 1;
22
                        #100ns j = 0;
23
                        #100ns j = 0;
24
                        #100ns j = 1;
25
                        #100ns j = 0;
26
                        #100ns j = 0;
27
                        #100ns j = 1;
28
                        #100ns j = 0;
29
                        #100ns j = 0;
30
                        #100ns j = 0;
31
                        #100ns j = 1;
32
                        #100ns j = 0;
33
                        #100ns j = 0;
34
                        #100ns $stop;
35
               end
36
37
       endmodule
```

The output waveform of the test bench:




As seem in the picture the output of the post-synthesize module has output delay. in other words, contrarily to 'w' that alters instantaneously as the given delay in test bench is finished, 'w2' changes a 6 ns delay on top of the given one. The reason for this is that the System Verilog code is assigned to a cycloneiv-family hardware and contains its specified gate delays.

Digital Systems 1 – Computer Assignment 5 Samira Hajizadeh - 810198378 Part c)


C-i)The SystemVerilog description of the test bench:

```
`timescale lns/lns
module combined_TB();
           logic j;
           logic clock;
logic reset = 0;
           logic w;
           logic w2;
           logic diff;
           Q1_2 m(clock, j, reset, w);
           Q2_2 m2(clock, j, reset, w2);
           assign diff = w^w2;
           initial begin
                       clock = 0;
                       forever #50ns clock = ~clock;
           end
           initial begin
                        #100ns j = 0;
                        #100ns reset = 1;
                       #100ns reset = 0;
#100ns j = 1;
#100ns j = 0;
                       #100ns j = 0;
#100ns j = 0;
#100ns j = 1;
#100ns j = 0;
#100ns j = 0;
#100ns j = 1;
#100ns j = 0;
                        #100ns j = 0;
                       #100ns j = 0;
#100ns j = 0;
#100ns j = 1;
#100ns j = 0;
#100ns j = 0;
                       #100ns $stop;
endmodule
```

The output waveform of the test bench:



C-ii)Better view of the differences:



When there is a difference between the outputs of the machines, the last line becomes one. Among all the times that the last line is one in the red boxes there is an area that the difference cannot be ignored because the equality is a mere result of the delay and the real outputs are different. (the area starts from the white lines inside the box until when last line becomes zero).


Note: an are in the yellow boxes should be considered as difference but it is not; due to the machine delays.

C-iii) By putting the assignment statement inside an always and forever statement on top of adding a 6ns delay to it, the problem with the red boxes get resolved.

The updated part of the test bench:

```
assign diff = w|w2;
initial begin
clock = 0;
forever #50ns clo
```

The output waveform:



Explanation: As for the design of the machine, we know that their value beyond the gate delays cannot be one simultaneously, therefore we can use an OR gate instead of an XOR gate so that the problem gets solved.