## EE214 Experiment 1 Report


Samiran Das, 24B1270 B.Tech., Electrical Engineering Indian Institute of Technology, Bombay

 $7 \mathrm{th}$  August 2025

100 Design of AND Using NAND.

$$A = D$$
 $S_1 = (A \cdot B)$ 
 $Y = (S_1 \cdot S_1) = S_1 = A \cdot B$ 

1 (b) Design of YOR using NAND.



100 Design of OR gate using NAND.


$$B \longrightarrow D_0 \longrightarrow S_1$$

$$S_1 = \overline{(A.A)} = \overline{A}$$

$$S_2 = \overline{(B.B)} = \overline{B}$$


$$Y = \overline{(S_1.S_1)} = \overline{(A.B)} = A + R$$

### 2. (a) Half Adder using NAND.



$$S = A \oplus B$$
 (xor gate as designed before)  
 $C = (A.B) = A.B$ 

# (b) full Adder using NAND



$$S = A \oplus B \oplus (C-1N)$$


$$C = (A \cdot B) + CAN$$

$$C = (A \cdot B) + CAN$$


$$C = (A \cdot B) + (C-1N) \cdot (A \oplus B)$$

$$C = A \cdot B + (C-1N) \cdot (A \oplus B)$$

3. (a) Usage of XOR designed & before to-use along with NAND for half adder.



(b) Using XOR designed before to use along with NAND for full adder.



$$= \frac{(A \cdot B) \cdot (A \cdot B)}{(A \cdot B) \cdot (C + B)}$$

$$S = A \oplus B \oplus C - IN$$

$$C = \overline{(A \cdot B) \cdot (C - IN \cdot (A \oplus B))}$$

$$= A \cdot B + C \cdot IN \cdot (A \oplus B)$$

Using half-adder.

#### Full Adder Circuit




Figure 1: Full Adder Netlist




Figure 2: Full Adder Simulation

#### Half Adder Circuit




Figure 3: Half Adder Netlist




Figure 4: Half Adder Simulation

#### NAND-based AND Gate




Figure 5: NAND-based AND Gate Netlist




Figure 6: NAND-based AND Gate Simulation

#### NAND-based OR Gate




Figure 7: NAND-based OR Gate Netlist




Figure 8: NAND-based OR Gate Simulation

#### NAND-based XOR Gate




Figure 9: NAND-based XOR Gate Netlist




Figure 10: NAND-based XOR Gate Simulation