

EE214 Experiment 1 Report

Samiran Das, 24B1270
B.Tech., Electrical Engineering
Indian Institute of Technology, Bombay

7th August 2025


1(a) Design of AND Using NAND.



$$S_1 = \overline{(A \cdot B)}$$

$$Y = \overline{(S_1 \cdot S_1)} = \overline{S_1} = A \cdot B$$

1(b) Design of XOR using NAND.



$$S_1 = \overline{(A \cdot B)} = \overline{A} + \overline{B}$$

$$S_2 = \overline{(A \cdot (\overline{A} + \overline{B}))} = \overline{(A \cdot \overline{B})} = \overline{A} + B$$


$$S_3 = \overline{((\overline{A} + \overline{B}) \cdot B)} = \overline{(\overline{A} \cdot B)} = A + \overline{B}$$

$$Y = \overline{(S_2 \cdot S_3)} = \overline{(\overline{A} + B) \cdot (A + \overline{B})}$$

$$= \overline{(\overline{A} \cdot A) + (\overline{A} \cdot \overline{B}) + (B \cdot A) + (B \cdot \overline{B})}$$

$$= \overline{0 + \overline{A} \cdot \overline{B} + A \cdot B + 0} = \overline{\overline{A} \cdot \overline{B} + A \cdot B}$$

1(c) Design of OR gate using NAND.




$$S_1 = \overline{(A \cdot A)} = \overline{A}$$

$$S_2 = \overline{(B \cdot B)} = \overline{B}$$

$$Y = \overline{(S_1 \cdot S_2)} = \overline{(\overline{A} \cdot \overline{B})} = A + B$$


2. (a) Half Adder using NAND.



$$S = A \oplus B \quad (\text{XOR gate as designed before})$$

$$C = \overline{(A \cdot B)} = A \cdot B$$

(b) Full Adder using NAND



$$S = A \oplus B \oplus (C-IN)$$


$$C-OUT = \overline{(\overline{A \cdot B} \cdot C-IN) \cdot (\overline{A \oplus B} \cdot C-IN)} \quad A$$

$$= \overline{(A \cdot B) + C-IN}$$

$$C-OUT = \overline{(\overline{A \cdot B}) \cdot (\overline{C-IN \cdot (A \oplus B)})}$$

$$= A \cdot B + (C-IN) \cdot (A \oplus B)$$


3. (a) Usage of XOR designed before to use along with NAND for half adder.



$$S = A \oplus B$$

$$C = \overline{(A \cdot B)} = A \cdot B$$

(b) Using XOR designed before to use along with NAND for full adder.




$$S = A \oplus B \oplus C-IN$$

$$C = \overline{(\overline{(A \cdot B)} \cdot (C-IN \cdot (A \oplus B)))}$$

$$= A \cdot B + C-IN \cdot (A \oplus B)$$

$$\begin{aligned} C &= A \cdot B + C-IN \cdot (A \oplus B) \\ &= \overline{(\overline{(A \cdot B)} \cdot (C-IN \cdot (A \oplus B)))} \end{aligned}$$

Using half-adder.



NKwKorni
7-8-2025

Full Adder Circuit




Figure 1: Full Adder Netlist




Figure 2: Full Adder Simulation

Half Adder Circuit




Figure 3: Half Adder Netlist




Figure 4: Half Adder Simulation

NAND-based AND Gate




Figure 5: NAND-based AND Gate Netlist




Figure 6: NAND-based AND Gate Simulation

NAND-based OR Gate




Figure 7: NAND-based OR Gate Netlist




Figure 8: NAND-based OR Gate Simulation

NAND-based XOR Gate




Figure 9: NAND-based XOR Gate Netlist




Figure 10: NAND-based XOR Gate Simulation