A Comparative Review of DRAM and FeRAM: The Boundary between Volatile and Non-Volatile Memory and Future Perspectives

Shinichi Samizo

Abstract—Dynamic Random-Access Memory (DRAM) is the workhorse of volatile memory, while ferroelectric memories (FeRAM and FeFET) offer CMOS-compatible non-volatility. This paper reviews DRAM and FeRAM from technology scaling and reliability to system-level use. We summarize key metrics (speed, retention, endurance, and energy/bit) and discuss hybrid hierarchies that combine DRAM performance with FeRAM persistence.

Index Terms—DRAM, FeRAM, FeFET, HfO2, retention, endurance, scaling, memory hierarchy.

I. Introduction

Memory hierarchies are central to computing systems. DRAM remains the dominant volatile memory due to speed, density, and scalability [1], [2]. However, DRAM scaling faces limits as capacitors shrink; 3D DRAM concepts are explored to extend scaling [3].

In parallel, doped HfO₂ ferroelectrics enabled FeRAM and FeFET with CMOS-friendly integration [4], [5]. These offer non-volatility with fast switching but face polarization variability, endurance, and TDDB concerns.

This review contrasts DRAM and FeRAM at device and system levels and outlines hybrid use-cases. As an overview, Figs. 1 and 2 conceptually illustrate the trade-offs in access speed, retention, and write energy, which will be detailed in Sec. IV.

II. DRAM TECHNOLOGY AND SCALING

DRAM scaling progressed via high-k dielectrics and either deep-trench or stacked capacitors. Maintaining sufficient cell capacitance while suppressing leakage below deep sub-20 nm nodes is challenging [1]. To extend scaling, 3D stacking and array layering are explored, though integration complexity and refresh overhead remain open concerns [3].

From a metrics viewpoint, DRAM provides sub-10 ns access, very low energy/bit for reads and writes, and effectively unlimited endurance (refresh-limited). Retention is short and necessitates periodic refresh [2].

S. Samizo is with Project Design Hub (Samizo-AITL), Japan. E-mail: samizo-aitl@example.org.

TABLE I
REPRESENTATIVE METRICS (ORDER-OF-MAGNITUDE, LITERATURE INDICATIONS).

Tech.	Speed (ns)	Retention (s)	Endurance	Energy/bit
DRAM	≤ 10	$\sim 10^{-2} \text{ to } 10^{-1}$	$\begin{array}{c} \ge 10^{16} \\ 10^{12} - 10^{13} \end{array}$	10-100 fJ
FeRAM	≤ 50	$\geq 10^{5}$		10^2-10^3 fJ




Fig. 1. Speed vs. retention trade-off. DRAM is faster but requires refresh, whereas FeRAM provides long retention at modest access times

III. FERAM TECHNOLOGY AND ADVANCES

The discovery of robust ferroelectricity in doped HfO₂ films enabled FeRAM and FeFET with CMOS-friendly back-end integration [4], [5]. Device-level challenges include polarization variability, endurance dispersion, and high-field reliability concerns (e.g., TDDB). System-wise, FeRAM/FeFET provide non-volatility with fast writes and low-voltage operation, making them attractive complements to DRAM [6], [7].

IV. Comparative Analysis: DRAM vs Feram

Table I summarizes representative literature values for DRAM and FeRAM. DRAM provides high speed and very low energy/bit but requires periodic refresh due to short intrinsic retention [1]–[3]. FeRAM offers non-volatility with retention beyond 10^5 s and endurance reported in the 10^{12} – 10^{13} range for optimized HfO₂ stacks, typically at higher write energy per bit [4]–[7].

V. Hybrid Perspectives and Future Memory Hierarchies

Hybrid memory hierarchies combine the high capacity and speed of DRAM with the non-volatility and





Fig. 2. Conceptual write energy versus write time. DRAM typically achieves lower energy at short write times; FeRAM writes cost more energy but persist without refresh.



SystemDK: Top-down co-design across chiplets, controllers, and OS

Fig. 3. Hybrid memory hierarchy. DRAM provides high-speed capacity, while FeRAM supplies persistent, instant-resume storage close to the controller. SystemDK connects to all levels, enabling holistic optimization across chiplets, controllers, and OS.

instant-resume capability of FeRAM (including FeFET variants). Placing FeRAM near the memory controller or as chiplets alongside DRAM can reduce refresh energy, enable instant-on, and support fast checkpointing and recovery.

Benefits

- Reduced refresh overhead: Cold data/metadata reside in FeRAM, lowering DRAM refresh traffic and standby power.
- Fast persistence: OS/app state checkpointed to FeRAM with μ s-ms latency.
- Data resilience: Crash-consistent metadata and write-back buffers.

Constraints and trade-offs

- Endurance/variability: FeRAM endurance $(10^{12}-10^{13})$ is high but below DRAM activity.
- Energy/latency: Writes costlier than DRAM; favor read-mostly/cold data for FeRAM.
- Integration cost: Ferroelectric layers/FeFET add process and reliability risks (e.g., high-field stress).

System-level directions

- **Tiering policies**: Intensity/retention-aware placement and migration.
- Refresh co-optimization: Shrink DRAM refresh for regions shadowed/backed by FeRAM.
- Controller/OS support: Wear tracking, retentionaware placement, error telemetry.
- SystemDK co-design: Holistic optimization from chiplets to OS in one flow.

VI. CONCLUSION AND OUTLOOK

DRAM will continue to dominate volatile working memory due to speed, density, and ecosystem maturity. HfO2-based FeRAM/FeFET offers a CMOS-compatible non-volatile complement with fast access, though variability, endurance dispersion, and integration limits remain active topics [6], [7]. Hybrid hierarchies that pair DRAM for hot data with FeRAM for persistence can reduce refresh energy while enabling fast recovery paths.

Looking ahead, co-design across devices, controllers, and operating systems will be central: retention-aware placement, telemetry-driven reliability management, and low-latency persistence paths are promising directions to broaden deployment from embedded and edge to selected data-centric systems.

References

- W. Choi et al., "Challenges and prospects of dram cell capacitor scaling," *IEEE Transactions on Electron Devices*, vol. 69, no. 6, pp. 2771–2778, 2022.
- [2] H. Kim et al., "Future dram cell scaling and 3d integration," in IEEE International Electron Devices Meeting (IEDM), 2021, pp. 18.1.1–18.1.4.
- [3] J. Kim et al., "Recent progress in dram scaling and 3d dram architectures," in *IEEE International Electron Devices Meeting* (IEDM), 2023.
- [4] T. Böscke, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide thin films," Applied Physics Letters, vol. 99, no. 10, p. 102903, 2011.
- [5] J. Müller, T. Böscke, U. Schröder et al., "Ferroelectricity in simple binary zro2 and hfo2," Nano Letters, vol. 12, no. 8, pp. 4318–4323, 2012.
- [6] B. Noheda et al., "Ferroelectric hafnia: Path to devices," Nature Reviews Materials, vol. 8, pp. 653–672, 2023.
- [7] D. Martin et al., "Review of feram and fefet scaling challenges," Advanced Electronic Materials, vol. 6, no. 9, p. 2000305, 2020.