



③ Design & verify 1-Bit Magnitude Comparator.

If we have two inputs each of single bit i.e. A & B, then comparing them

Truth table:

A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

K-map

For

$A = B: A'B' + AB$

A \ B	0	1
0	1	0
1	0	1

$$A = B: A'B' + AB$$

For $(A < B)$

A \ B	0	1
0	0	1
1	0	0


$$A < B: A'B$$

For $(A > B)$

A \ B	0	1
0	0	0
1	1	0

$$A > B: AB'$$

Circuit Diagram:-





④ Design & verify 2-bit Magnitude Comparators.

Truth table:

Inputs				Outputs		
A1	A0	B1	B0	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

K-map:-

For $A < B$

A1A0 \ B1B0	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$(A < B): A1'B1 + A1'A0'B0 + A0'B1B0$$

For $A > B$

A1A0 \ B1B0	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$$(A > B): A1B1' + A1A0B0' + A0B1B0'$$


For $(A = B)$

A1A0 \ B1B0	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

$$(A = B) = A1'A0'B1'B0' + A1'A0B1'B0 + A1A0B1B0 + A1A0'B1B0'$$

$$(A = B) = (A0B0 + A0'B0') (A1B1 + A1'B1')$$

Circuit Diagram:





⑤ Design & verify 4-bit Magnitude Comparator.

In a 4-bit Comparator $A=B$, if and only if

$A_3=B_3$ and $A_2=B_2$ and $A_1=B_1$ and $A_0=B_0$

if $m_i = A_i B_i + A_i' B_i'$ for $i = 0, 1, 2, 3$

$$(A=B): m_3 \cdot m_2 \cdot m_1 \cdot m_0$$

$A < B$ is possible, if $A_3=0$ and $B_3=1$

or $A_3=B_3$ ~~and~~, $A_2=0$ and $B_2=1$

or $A_3=B_3$, $A_2=B_2$, ~~and~~ $A_1=0$ and $B_1=1$

or $A_3=B_3$, $A_2=B_2$, $A_1=B_1$, $A_0=0$ and $B_0=1$

$$\text{so } (A < B): A_3' B_3 + m_3 A_2' B_2 + m_3 m_2 A_1' B_1 + m_3 m_2 m_1 A_0' B_0$$

$A > B$ is possible, if $A_3=1$ and $B_3=0$

or $A_3=B_3$, $A_2=1$ and $B_2=0$

or $A_3=B_3$, $A_2=B_2$ and $A_1=1$ and $B_1=0$

or $A_3=B_3$, $A_2=B_2$, $A_1=B_1$, $A_0=1$ and $B_0=0$


$$\text{so } (A > B): A_3 B_3' + m_3 A_2 B_2' + m_3 m_2 A_1 B_1' + m_3 m_2 m_1 A_0 B_0'$$

Name: Sumit Sekhar Kunder

Regd. no.: 2202041051

Section: CSE-2

Circuit Diagram:-





Aim of the Experiment:-


To design and verify BCD adder.

TRUTH TABLE:-

Cin	A				B				BCD Sum				Carry Out
	A3	A2	A1	A0	B3	B2	B1	B0	S3	S2	S1	S0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	1	0	0	0	1	0
0	0	0	1	0	0	0	1	0	0	0	1	0	0
0	0	0	1	1	0	0	1	1	0	0	1	1	0
0	0	1	0	0	0	1	0	0	0	1	0	0	0
0	0	1	0	1	0	1	0	1	0	1	0	1	0
0	0	1	1	0	0	1	1	0	0	1	1	0	0
0	0	1	1	1	0	1	1	1	0	1	1	1	0
0	1	0	0	0	1	0	0	0	1	0	0	0	0
0	1	0	0	1	1	0	0	1	1	0	0	1	0
0	1	0	1	0	1	0	1	0	0	0	0	0	1
0	1	0	1	1	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	0	0	0	0	1	0	1
0	1	1	0	1	1	1	0	1	0	0	1	1	1
0	1	1	1	0	1	1	1	0	0	1	0	0	1
0	1	1	1	1	1	1	1	1	0	1	0	1	1
0	0	0	0	0	0	0	0	0	0	1	1	0	1
0	0	0	0	1	0	0	0	1	0	1	1	1	1
0	0	0	1	0	0	0	1	0	1	0	0	0	1
0	0	0	1	1	0	0	1	1	1	0	0	1	1



Circuit Diagram:-



TRUTH TABLE:-

[illegible]



Logic 1

Circuit Diagram:-

