

AM3517/05 Sitara ARM Microprocessors

Check for Samples: AM3517, AM3505

1 AM3517/05 Sitara ARM Microprocessor

1.1 Features

- AM3517/05 Sitara ARM Microprocessor:
 - MPU Subsystem
 - 600-MHz Sitara™ ARM® Cortex™-A8 Core
 - NEONTM SIMD Coprocessor and Vector floating point (FP) co-processor
 - Memory Interfaces:
 - 166 MHz 16/32- bit mDDR/DDR2 Interface with 1 GByte total addressable space
 - Up to 83 MHz General Purpose Memory Interface supporting 16-bit Wide Multiplexed Address/Data bus
 - 64 K-Byte SRAM
 - 3 Removable Media Interfaces [MMC/SD/SDIO]
 - IO Voltage:
 - mDDR/DDR2 IOs: 1.8VOther IOs: 1.8V and 3.3V
 - Core Voltage: 1.2V
 - Commercial and ExtendedTemperature Grade

(operating restrictions apply)

- 16-bit Video Input Port capable of capturing HD video
- HD resolution Display Subsystem
- Serial Communication
 - High-End CAN Controller
 - 10/100 Mbit Ethernet MAC
 - USB OTG subsystem with standard DP/DM interface [HS/FS/LS]
 - Multiport USB Host Subsystem [HS/FS/LS]
 - 12-pin ULPI or 6/4/3-pin Serial Interface
 - Four Master/Slave Multichannel Serial Port Interface (McSPI) Ports
 - Five Multichannel Buffered Serial Ports
 - 512-Byte Transmit/Receive Buffer (McBSP1/3/4/5)

- 5K-Byte Transmit/Receive Buffer (McBSP2)
- SIDETONE Core Support (McBSP2 and 3 Only) For Filter, Gain, and Mix Operations
- 128-Channel Transmit/Receive Mode
- Direct Interface to I2S and PCM Device and TDM Buses
- HDQ/1-Wire Interface
- 4 UARTs (One with Infrared Data Association [IrDA] and Consumer Infrared [CIR] Modes)
- 3 Master/Slave High-Speed Inter-Integrated Circuit (I2C) Controllers
- 12 32-bit General Purpose Timers
- 1 32-bit Watchdog Timer
- 1 32-bit 32-kHz Sync Timer
- Up to 186 General-Purpose I/O (GPIO) Pins
- · Display subsystem
 - Parallel Digital Output
 - Up to 24-Bit RGB
 - Supports Up to 2 LCD Panels
 - Support for Remote Frame Buffer Interface (RFBI) LCD Panels
 - Two 10-bit Digital-to-Analog Converters (DACs) Supporting
 - Composite NTSC/PAL Video
 - Luma/Chroma Separate Video (S-Video)
 - Rotation 90, 180, and 270 degrees
 - Resize Images From 1/4x to 8x
 - Color Space Converter
 - 8-bit Alpha Blending
- Video Processing Front End (VPFE) 16-bit Video Input Port
 - RAW Data Interface
 - 75-MHz Maximum Pixel Clock
 - Supports REC656/CCIR656 Standard

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

POWERVR SGX is a trademark of Imagination Technologies Ltd.

Sitara is a trademark of Texas Instruments.

Cortex is a trademark of ARM Limited.

NEON, Jazelle are registered trademarks of ARM Limited.

ARM is a registered trademark of ARM Physical IP, Inc..

Android is a trademark of Google Inc..

All other trademarks are the property of their respective owners.



- Supports YCbCr422 Format (8-bit or 16-bit With Discrete Horizontal and Vertical Sync Signals)
- Generates Optical Black Clamping Signals
- Built-in Digital Clamping and Black Level Compensation
- 10-bit to 8-bit A-law Compression Hardware
- Supports up to 16K Pixels (Image Size) in Horizontal and Vertical Directions
- System Direct Memory Access (sDMA)
 Controller (32 Logical Channels With Configurable Priority)
- Comprehensive Power, Reset and Clock Management
- ARM CortexTM-A8 Memory Architecture
 - ARMv7 Architecture
 - In-Order, Dual-Issue, Superscalar Microprocessor Core
 - ARM NEON® Multimedia Architecture
 - Over 2x Performance of ARMv6 SIMD
 - Supports Both Integer and Floating Point SIMD
 - Jazelle[®] RCT Execution Environment Architecture
 - Dynamic Branch Prediction with Branch Target Address Cache, Global history buffer and 8 entry return stack
 - Embedded Trace Macrocell [ETM] support for Non invasive Debug
 - 16K-Byte instruction Cache (4-Way setassociative)
 - 16K-Byte Data Cache (4-Way Set-Associative)
 - 256K-Byte L2 Cache
- POWERVR SGX™ Graphics Accelerator
 - Tile Based Architecture Delivering up to 10 MPoly/sec
 - Universal Scalable Shader Engine:
 Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
 - Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
 - Fine Grained Task Switching, Load Balancing, and Power Management
 - Programmable, High-Quality Image Anti-Aliasing
- Endianess

- ARM Instructions Little Endian
- ARM Data Configurable
- SDRC Memory Controller
 - 16/32-bit Memory Controller With 1G-Byte Total Address Space
 - Double Data Rate (DDR2) SDRAM, mobile Double Data Rate (mDDR)SDRAM
 - SDRAM Memory Scheduler (SMS) and Rotation Engine
- General Purpose Memory Controller (GPMC)
 - 16-bit Wide Multiplexed Address/Data Bus
 - Up to 8 Chip Select Pins With 128M-Byte Address Space per Chip Select Pin
 - Glueless Interface to NOR Flash, NAND Flash (With ECC Hamming Code Calculation), SRAM and Pseudo-SRAM
 - Flexible Asynchronous Protocol Control for Interface to Custom Logic (FPGA, CPLD, ASICs, etc.)
 - Nonmultiplexed Address/Data Mode (Limited 2K-Byte Address Space)
- Test Interfaces
 - IEEE-1149.1 (JTAG) Boundary-Scan Compatible
 - Embedded Trace Macro Interface (ETM)
- 65-nm CMOS technology
- · Packages:
 - 491-pin BGA (17x17, 0.65mm pitch)
 [ZCN suffix]
 with via channel array technology
 - 484-pin PBGA (23x23, 1mm pitch)[ZER suffix]
- · Applications:
 - Single Board Computers
 - Industrial and Home Automation
 - Digital Signage
 - Point of Service
 - Portable Media Plaver
 - Portable Industrial
 - Transportation
 - Navigation
 - Smart White Goods
 - Digital TV
 - Digital Video Camera
 - Gaming



1.2 Description

AM3517/05 is a high-performance ARM Cortex-A8 microprocessor with speeds up to 600 MHz. The device offers 3D graphics acceleration while also supporting numerous peripherals, including DDR2, CAN, EMAC, and USB OTG PHY that are well suited for industrial applications.

The processor can support other applications, including:

- Single Board Computers
- · Home and Industrial automation
- Human Machine Interface

The device supports high-level operating systems (OSs), such as:

- Linux
- Windows CE
- Android™

The following subsystems are part of the device:

- · Microprocessor unit (MPU) subsystem based on the ARM Cortex-A8 microprocessor
- POWERVR SGX[™] Graphics Accelerator (AM3517 Device only) Subsystem for 3D graphics acceleration to support display and gaming effects
- Display subsystem with several features for multiple concurrent image manipulation, and a programmable interface supporting a wide variety of displays. The display subsystem also supports NTSC/PAL video out.
- High performance interconnects provide high-bandwidth data transfers for multiple initiators to the internal and external memory controllers and to on-chip peripherals. The device also offers a comprehensive clock-management scheme.

AM3517/05 devices are available in a 491-pin BGA package and a 484-pin PBGA package.

This AM3517/05 data manual presents the electrical and mechanical specifications for the AM3517/05 Sitara ARM Microprocessor .



1.3 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the AM3517/05 Sitara ARM Microprocessor .




Figure 1-1. AM3517/05 Functional Block Diagram



1.4 ZCN and ZER Package Differences

Table 1-1 shows the ZER and ZCN package differences on the device.

Table 1-1. ZCN and ZER Package Differences

FEATURE	ZCN PACKAGE	ZER PACKAGE
Pin Assignments	For ZCN package pin assignments, see Terminal Description	For ZER package pin assignments, see Terminal Description
Video Interfaces	TV Out available	TV Out not available

SPRS550C-OCTOBER 2009-REVISED MARCH 2011



1	AM3	517/05 Sitara ARM Microprocessor 1		4.4	DPLL Specifications	<u>97</u>
	1.1	Features <u>1</u>	5	VIDE	EO DAC SPECIFICATIONS	<u>100</u>
	1.2	Description <u>3</u>		5.1	Interface Description	<u>101</u>
	1.3	Functional Block Diagram 4		5.2	Electrical Specifications Over Recommended	400
	1.4	ZCN and ZER Package Differences 5		5.3	Operating Conditions	102
Re	vision	History 7				104
2	TERI	MINAL DESCRIPTION8		5.4	External Component Value Choice	105
	2.1	Pin Assignments <u>8</u>	6	TIMI	NG REQUIREMENTS AND SWITCHING	
	2.2	Ball Characteristics		CHA	RACTERISTICS	106
	2.3	Multiplexing Characteristics		6.1	Timing Test Conditions	106
	2.4	Signal Description		6.2	Interface Clock Specifications	106
3	ELE	CTRICAL CHARACTERISTICS 80		6.3	Timing Parameters	107
	3.1	Absolute Maximum Ratings		6.4	External Memory Interfaces	108
	3.2	Recommended Operating Conditions82		6.5	Video Interfaces	<u>150</u>
	3.3	DC Electrical Characteristics84		6.6	Serial Communications Interfaces	
	3.4	Core Voltage Decoupling		6.7	Removable Media Interfaces	
	3.5	Power-up and Power-down	_	6.8	Test Interfaces	
4	CLO	CK SPECIFICATIONS 91	7	PAC	KAGE CHARACTERISTICS	
	4.1	Oscillator		7.1	Package Thermal Resistance	
	4.2	-		7.2	Device Support	
		Input Clock Specifications		7.3	Community Resources	
	4.3	Output Clock Specifications95		7.4	Mechanical Data	216



Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This data manual revision history table highlights the technical changes made from the previous to the current revision.

current revision.	APPLITIONS MADDIFICATIONS (PET ETTONS
SEE	ADDITIONS/MODIFICATIONS/DELETIONS
Terminal Description	 Updated/Changed the following: Table 2-1 Ball Characteristics (ZCN Pkg.) Added note Changed IO Cell entries for balls F24, F25, G24, G25, and E25 Table 2-18 Ball Characteristics (ZER Pkg.) Added note Table 2-18 Serial Communication Interfaces - UARTs Signals Description Added ZER balls Table 2-20 Removable Media Interfaces - MMC/SDIO Signals Description Added ZCN and ZER balls to MMC3/SDIO3 section Table 2-23 Test Interfaces - HWDBG Signals Description Changed ZCN ball numbers for signal hw_dbg4 Table 2-26 System and Miscellaneous Signals Description
Electrical Characteristics	 Added ZER balls Updated/Changed the following: Table 3-2 Estimated Power Consumption at Ball Level Changed max current for VDD_CORE Table 3-4 DC Electrical Characteristics Added I_{OH} value to V_{OH}and I_{OL} value to V_{OL}
Timing Requirements and Switching Characteristics	Updated/Changed the following: Table 6-38 McBSP Timing Conditions Added table note Table 6-130 MMC/SD/SDIO Timing Requirements High-Speed MMC Mode Moved all time entries from max to min column



2 TERMINAL DESCRIPTION

2.1 Pin Assignments

2.1.1 Pin Map (Top View)

The following illustrations show the top views of the 484-pin [ZER] and 491-pin [ZCN] package pin assignments in four quadrants (A, B, C, and D).

Note: A pin with an "NC" designator indicates No Connection. For proper device operation, these pins must be left unconnected.

www.ti.com




Figure 2-1. ZCN Pin Map [Quadrant A]



		13	12	11	10	9	8	7	6	5	4	3	2	1	
	AE	MMC2_ DAT7	MMC2_ DAT3	MMC2_ CMD	MMC1_ DAT7	MMC1_ DAT2	RMII_50MHZ _CLK	RMII_TXD1	RMII_MDIO _DATA	CCDC_ DATA4	CCDC_ DATA1	CCDC_ WEN	CCDC_ HD	VSS	AE
	AD	MMC2_ DAT6	MMC2_ DAT2	MMC2_CLK	MMC1_ DAT6	MMC1_ DAT1	RMII_TXEN	RMII_TXD0	RMII_MDIO _CLK	CCDC_ DATA3	CCDC_ DATA0	CCDC_ VD	CCDC_ PCLK	CCDC_ FIELD	AD
	AC	MMC2_ DAT5	MMC2_ DAT1		MMC1_ DAT5	MMC1_ DAT0		RMII_RXER	CCDC_ DATA7	CCDC_ DATA2		SYS_ BOOT8	SYS_ BOOT7	SYS_ BOOT6	AC
	AB	MMC2_ DAT4	MMC2_ DAT0		MMC1_ DAT4	MMC1_ CMD		RMII_CRS_ DV	CCDC_ DATA6				SYS_ BOOT5	SYS_ BOOT4	АВ
	AA 	VDDS_SRAM _MPU	CAP_VDD_ SRAM_MPU		MMC1_ DAT3	MMC1_CLK		RMII_RXD1				SYS_ BOOT3	SYS_ BOOT2	SYS_ BOOT1	AA
	Y	VDDSHV	VDDSHV		VDDSHV	VDDS		RMII_RXD0	CCDC_ DATA5		SYS_ BOOT0	SYS _NRES WARM	SYS _NRES PWRON	SYS_NIRQ	Y
	 w	VDDSHV	VDDSHV		VDDSHV	VDDSHV			VDDSHV	I2C3_SDA	I2C3_SCL		I2C2_SDA	I2C2_SCL	w
	v	VSS	VSS	VDD_CORE	VDD_CORE	VSS	VSS	VDDSHV	VDDSHV	I2C1_SDA	I2C1_SCL	HECC1_ RXD	HECC1_ TXD	RESERVED	v
	U	VSS	VSS	VDD_CORE	VDD_CORE	VSS	VSS						RESERVED	GPMC_ WAIT3	U
	Т	VSS	VSS			VDD_CORE	VDD_CORE	VDDSHV	VDDSHV	GPMC_ WAIT2	GPMC_ WAIT1	GPMC_ WAIT0	GPMC_ NWP	GPMC_ NBE1	т
 	R	VSS	VSS	VSS	VSS	VDD_CORE	VDD_CORE	VDDSHV	VDDSHV	VDDS	GPMC_NBE0 _CLE	GPMC_ NWE	GPMC_ NOE	GPMC_NADV _ALE	R
	Р	VSS	VSS	VSS	VSS	VSS	VSS						UART3_TX _IRTX	UART3_RX _IRRX	Р
 	N	VSS	VSS			VSS	VSS	VDDSHV	VDDSHV	GPMC_ NCS6	GPMC_ NCS7	UART3_RTS _SD	UART3_CTS _RCTX	GPMC_CLK	N
	М	VSS	VSS	VSS	VSS	VSS	VSS	VDDSHV	VDDSHV	VDDSHV	GPMC_ NCS2	GPMC_ NCS3	GPMC_ NCS4	GPMC_ NCS5	М
		13	12	11	10	9	8		6	5				1	
	_														

Figure 2-2. ZCN Pin Map [Quadrant B]






Figure 2-3. ZCN Pin Map [Quadrant C]






Figure 2-4. ZCN Pin Map [Quadrant D]

www.ti.com




Figure 2-5. ZER Pin Map [Quadrant A]






Figure 2-6. ZER Pin Map [Quadrant B]






Figure 2-7. ZER Pin Map [Quadrant C]

15






Figure 2-8. ZER Pin Map [Quadrant D]



2.2 Ball Characteristics

Table 2-1 and Table 2-2describe the terminal characteristics and the signals multiplexed on each pin for the ZCN/ZER packages. The following list describes the table column headers.

- 1. BALL LOCATION: Ball number(s) on the bottom side associated with each signal(s) on the bottom.
- 2. **PIN NAME:** Names of signals multiplexed on each ball (also notice that the name of the pin is the signal name in mode 0).

Note: The *Ball Characteristics* table does not take into account subsystem pin multiplexing options. Subsystem pin multiplexing options are described in Section 2.4, Signal Descriptions.

- 3. **MODE:** Multiplexing mode number.
 - (a) Mode 0 is the primary mode; this means that when mode 0 is set, the function mapped on the pin corresponds to the name of the pin. There is always a function mapped on the primary mode. Notice that primary mode is not necessarily the default mode.

Note: The default mode is the mode which is automatically configured on release of the internal GLOBAL_PWRON reset; also see the RESET REL. MODE column.

- (b) Modes 1 to 7 are possible modes for alternate functions. On each pin, some modes are effectively used for alternate functions, while some modes are not used and do not correspond to a functional configuration.
- 4. TYPE: Signal direction
 - I = Input
 - O = Output
 - I/O = Input/Output
 - D = Open drain
 - DS = Differential
 - A = Analog

Note: In the safe mode, the buffer is configured in high-impedance.

- 5. **BALL RESET STATE:** The state of the terminal at reset (power up).
 - 0: The buffer drives V_{OL} (pulldown/pullup resistor not activated)
 - 0(PD): The buffer drives V_{OL} with an active pulldown resistor.
 - 1: The buffer drives V_{OH} (pulldown/pullup resistor not activated)
 1(PU): The buffer drives V_{OH} with an active pullup resistor.
 - Z: High-impedance
 - L: High-impedance with an active pulldown resistor
 - H: High-impedance with an active pullup resistor
- 6. BALL RESET REL. STATE: The state of the terminal at reset release.
 - $-\,$ 0: The buffer drives V_{OL} (pulldown/pullup resistor not activated) 0(PD): The buffer drives V_{OL} with an active pulldown resistor.
 - 1: The buffer drives V_{OH} (pulldown/pullup resistor not activated)
 - 1(PU): The buffer drives V_{OH} with an active pullup resistor.
 - Z: High-impedance
 - L: High-impedance with an active pulldown resistor
 - H: High-impedance with an active pullup resistor
- 7. **RESET REL. MODE:** This mode is automatically configured on release of the internal GLOBAL_PWRON reset.
- 8. **POWER:** The voltage supply that powers the terminal's I/O buffers.
- 9. VOLTAGE: Supply voltage for associated pin.
- 10. **HYS:** Indicates if the input buffer is with hysteresis.
- 11. **LOAD:** Load capacitance of the associated output buffer.
- 12. **PULL U/D TYPE:** Denotes the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.



13. IO CELL: IO cell information.

Note: Configuring two pins to the same input signal is not supported as it can yield unexpected results. This can be easily prevented with the proper software configuration.

Table 2-1. Ball Characteristics (ZCN Pkg.)

B21 sdrc_d0 0 IO L Z 0 VDDS 1.8V Yes 4 A21 sdrc_d1 0 IO L Z 0 VDDS 1.8V Yes 4 D20 sdrc_d2 0 IO L Z 0 VDDS 1.8V Yes 4 C20 sdrc_d3 0 IO L Z 0 VDDS 1.8V Yes 4 E19 sdrc_d4 0 IO L Z 0 VDDS 1.8V Yes 4 D19 sdrc_d5 0 IO L Z 0 VDDS 1.8V Yes 4 C19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 B19 sdrc_d7 0 IO L Z 0 VDDS 1.8V Yes 4 B18 sdrc_d8 0 <t< th=""><th></th><th></th></t<>		
D20 sdrc_d2 0 IO L Z 0 VDDS 1.8V Yes 4 C20 sdrc_d3 0 IO L Z 0 VDDS 1.8V Yes 4 E19 sdrc_d4 0 IO L Z 0 VDDS 1.8V Yes 4 D19 sdrc_d5 0 IO L Z 0 VDDS 1.8V Yes 4 C19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 C19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 B19 sdrc_d7 0 IO L Z 0 VDDS 1.8V Yes 4 B18 sdrc_d8 0 IO L Z 0 VDDS 1.8V Yes 4 C17 sdrc_d10 0 <	PU/ PD	LVCMOS
C20 sdrc_d3 0 IO L Z 0 VDDS 1.8V Yes 4 E19 sdrc_d4 0 IO L Z 0 VDDS 1.8V Yes 4 D19 sdrc_d5 0 IO L Z 0 VDDS 1.8V Yes 4 C19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 C19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 B19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 B18 sdrc_d8 0 IO L Z 0 VDDS 1.8V Yes 4 D17 sdrc_d9 0 IO L Z 0 VDDS 1.8V Yes 4 C17 sdrc_d10 0 <	PU/ PD	LVCMOS
E19 sdrc_d4 0 IO L Z 0 VDDS 1.8V Yes 4 D19 sdrc_d5 0 IO L Z 0 VDDS 1.8V Yes 4 C19 sdrc_d6 0 IO L Z 0 VDDS 1.8V Yes 4 B19 sdrc_d7 0 IO L Z 0 VDDS 1.8V Yes 4 B18 sdrc_d8 0 IO L Z 0 VDDS 1.8V Yes 4 D17 sdrc_d9 0 IO L Z 0 VDDS 1.8V Yes 4 C17 sdrc_d10 0 IO L Z 0 VDDS 1.8V Yes 4 C16 sdrc_d11 0 IO L Z 0 VDDS 1.8V Yes 4 B16 sdrc_d13 0	PU/ PD	LVCMOS
D19	PU/ PD	LVCMOS
C19	PU/ PD	LVCMOS
B19 sdrc_d7 0 IO L Z 0 VDDS 1.8V Yes 4 B18 sdrc_d8 0 IO L Z 0 VDDS 1.8V Yes 4 D17 sdrc_d9 0 IO L Z 0 VDDS 1.8V Yes 4 C17 sdrc_d10 0 IO L Z 0 VDDS 1.8V Yes 4 D16 sdrc_d11 0 IO L Z 0 VDDS 1.8V Yes 4 C16 sdrc_d12 0 IO L Z 0 VDDS 1.8V Yes 4 B16 sdrc_d13 0 IO L Z 0 VDDS 1.8V Yes 4 A16 sdrc_d14 0 IO L Z 0 VDDS 1.8V Yes 4 A7 sdrc_d15 0	PU/ PD	LVCMOS
B18 sdrc_d8 0 IO L Z 0 VDDS 1.8V Yes 4 D17 sdrc_d9 0 IO L Z 0 VDDS 1.8V Yes 4 C17 sdrc_d10 0 IO L Z 0 VDDS 1.8V Yes 4 D16 sdrc_d11 0 IO L Z 0 VDDS 1.8V Yes 4 C16 sdrc_d12 0 IO L Z 0 VDDS 1.8V Yes 4 B16 sdrc_d13 0 IO L Z 0 VDDS 1.8V Yes 4 A16 sdrc_d13 0 IO L Z 0 VDDS 1.8V Yes 4 A15 sdrc_d14 0 IO L Z 0 VDDS 1.8V Yes 4 A7 sdrc_d15 0	PU/ PD	LVCMOS
D17	PU/ PD	LVCMOS
C17 sdrc_d10 0 IO L Z 0 VDDS 1.8V Yes 4 D16 sdrc_d11 0 IO L Z 0 VDDS 1.8V Yes 4 C16 sdrc_d12 0 IO L Z 0 VDDS 1.8V Yes 4 B16 sdrc_d13 0 IO L Z 0 VDDS 1.8V Yes 4 A16 sdrc_d14 0 IO L Z 0 VDDS 1.8V Yes 4 A15 sdrc_d15 0 IO L Z 0 VDDS 1.8V Yes 4 A7 sdrc_d16 0 IO L Z 0 VDDS 1.8V Yes 4 B7 sdrc_d17 0 IO L Z 0 VDDS 1.8V Yes 4 B7 sdrc_d18 0	PU/ PD	LVCMOS
D16 sdrc_d11 0 IO L Z 0 VDDS 1.8V Yes 4 C16 sdrc_d12 0 IO L Z 0 VDDS 1.8V Yes 4 B16 sdrc_d13 0 IO L Z 0 VDDS 1.8V Yes 4 A16 sdrc_d14 0 IO L Z 0 VDDS 1.8V Yes 4 A15 sdrc_d15 0 IO L Z 0 VDDS 1.8V Yes 4 A7 sdrc_d16 0 IO L Z 0 VDDS 1.8V Yes 4 B7 sdrc_d17 0 IO L Z 0 VDDS 1.8V Yes 4 D7 sdrc_d18 0 IO L Z 0 VDDS 1.8V Yes 4 E7 sdrc_d19 0	PU/ PD	LVCMOS
C16	PU/ PD	LVCMOS
B16	PU/ PD	LVCMOS
A16	PU/ PD	LVCMOS
A15	PU/ PD	LVCMOS
A7 sdrc_d16 0 IO L Z 0 VDDS 1.8V Yes 4 B7 sdrc_d17 0 IO L Z 0 VDDS 1.8V Yes 4 D7 sdrc_d18 0 IO L Z 0 VDDS 1.8V Yes 4 E7 sdrc_d19 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
B7 sdrc_d17 0 IO L Z 0 VDDS 1.8V Yes 4 D7 sdrc_d18 0 IO L Z 0 VDDS 1.8V Yes 4 E7 sdrc_d19 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
D7 sdrc_d18 0 IO L Z 0 VDDS 1.8V Yes 4 E7 sdrc_d19 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
E7 sdrc_d19 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
	PU/ PD	LVCMOS
C6 edge d20 0 10 1 7 0 1/DC 4 9/	PU/ PD	LVCMOS
C6 sdrc_d20 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
D6 sdrc_d21 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
B5 sdrc_d22 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
C5 sdrc_d23 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
B4 sdrc_d24 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
A3 sdrc_d25 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
B3 sdrc_d26 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
C3 sdrc_d27 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
C2 sdrc_d28 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
D2 sdrc_d29 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
B1 sdrc_d30 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
C1 sdrc_d31 0 IO L Z 0 VDDS 1.8V Yes 4	PU/ PD	LVCMOS
A12 sdrc_ba0 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
C13 sdrc_ba1 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
D13 sdrc_ba2 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
A11 sdrc_a0 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
B11 sdrc_a1 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
C11 sdrc_a2 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
D11 sdrc_a3 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
E11 sdrc_a4 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
A10 sdrc_a5 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
B10 sdrc_a6 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
C10 sdrc_a7 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
D10 sdrc_a8 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
E10 sdrc_a9 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
A9 sdrc_a10 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
B9 sdrc_a11 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
A8 sdrc_a12 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS
B8 sdrc_a13 0 O L Z 0 VDDS 1.8V No 8	PU/ PD	LVCMOS



			Table	2-1. Dan	Onaraci	teristics	(2011 I K	9.) (com	iiiucuj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
D8	sdrc_a14	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
E13	sdrc_ncs0	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
A14	sdrc_ncs1	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
A13	sdrc_clk	0	0	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
B13	sdrc_nclk	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
D14	sdrc_cke0	0	0	L	PD	7	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
	sdrc_cke0_s afe	7		L								
C14	sdrc_nras	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
E14	sdrc_ncas	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
B14	sdrc_nwe	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
C21	sdrc_dm0	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
B15	sdrc_dm1	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
E8	sdrc_dm2	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
D1	sdrc_dm3	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
B20	sdrc_dqs0p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
B17	sdrc_dqs1p	0	IO	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
A6	sdrc_dqs2p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
A2	sdrc_dqs3p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
A20	sdrc_dqs0n	0	Ю	1	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
A17	sdrc_dqs1n	0	Ю	<u>-</u>	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
B6	sdrc_dqs1n	0	Ю	L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
B2	sdrc_dqs2n	0	Ю	<u> </u>	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
		0	10	L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
C8	sdrc_odt sdrc_strben0			L	Z	0	VDDS			8	PU/ PD	
A19				_	Z			1.8V				LVCMOS
A18	dly0	0		L		0	VDDS	1.8V		8	PU/ PD	LVCMOS
A5		0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
A4	sdrc_strben_ dly1	0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
B12	ddr_padref	0	Α				VDDS	1.8V				
E3	gpmc_a1	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_34	4	IO									
	safe_mode	7										
E2	gpmc_a2	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_35	4	IO									
	safe_mode	7										
E1	gpmc_a3	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_36	4	Ю									
	safe_mode	7										
F7	gpmc_a4	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_37	4	IO									
	safe_mode	7										
F6	gpmc_a5	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_38	4	IO	1								
	safe_mode	7		1								
F4	gpmc_a6	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_39	4	IO									
	safe_mode	7		1								
F3	gpmc_a7	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_40	4	Ю		1							
	safe_mode	7			1							
F2	gpmc_a8	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_41	4	Ю		1]	1		
	safe_mode	7		1	1							
F1	gpmc_a9	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
<u> </u>	урппс_аэ	V	J	l''	. 0	′	A DDOUA	1.07/3.37	169	50	10/10	LVCIVIOS



			Tubic	2 1. Dan	Onarao	teristics	(2011)	9.7 (0011	macaj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	sys_	1	I									
	ndmareq2 gpio_42	4	IO		ł							
	safe_mode	7	10									
G6	gpmc_a10	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
00	sys_	1	ı		1	ľ	VDDOITV	1.0 0/3.3 0	103	30	1 0/1 0	LVOIVIOO
	ndmareq3											
	gpio_43	4	Ю									
	safe_mode	7										
G5	gpmc_d0	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V		30	PU/ PD	LVCMOS
G4	gpmc_d1	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
G3	gpmc_d2	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
G2	gpmc_d3	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
G1	gpmc_d4	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
H2	gpmc_d5	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
H1	gpmc_d6	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
J5	gpmc_d7	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
J4	gpmc_d8	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_44	4	10			_			.,			
J3	gpmc_d9	0	10	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
10	gpio_45	4	10		B		VDD0111/	4 0) //0 0) /	.,	00	DI I/ DD	11/01/00
J2	gpmc_d10	0 4	10	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
14	gpio_46	0	10		PU	0	\/DDCU\/	4.0\//2.2\/	Vaa	20	PU/ PD	LVCMOS
J1	gpmc_d11 gpio_47	4	10	Н	PU	U	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
K4		0	10	Н	PU	0	VDDSHV	1.8V/3.3V	Voo	30	PU/ PD	LVCMOS
N4	gpmc_d12 gpio_48	4	10		PU	U	VDDSHV	1.60/3.30	Yes	30	PU/PD	LVCIVIOS
K3	gpmc_d13	0	10	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
110	gpio_49	4	10	i''		O	VDDOITV	1.00/3.30	103	30	1 0/1 0	LVOIVIOO
K2	gpmc_d14	0	10	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_50	4	10	1				1.01/0.01			. 0, . 5	21000
K1	gpmc_d15	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_51	4	Ю									
L2	gpmc_ncs0	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	No	30	NA	LVCMOS
L1	gpmc_ncs1	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_52	4	Ю									
M4	gpmc_ncs2	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt9_pwm_e vt	2	Ю									
	gpio_53	4	Ю									
	safe_mode	7										
M3	gpmc_ncs3	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_ ndmareq0	1	I									
	gpt10_pwm_ evt	2	Ю									
	gpio_54	4	Ю									
	safe_mode	7										
M2	gpmc_ncs4	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_ ndmareq1	1	I									
	gpt9_pwm_e vt		Ю									
	gpio_55	4	Ю									
	safe_mode	7										



LOCATION [1] M1	gpmc_ncs5 sys_ ndmareq2 gpt10_pwm_ evt gpio_56 safe_mode gpmc_ncs6 sys_ ndmareq3 gpt11_pwm_ evt gpio_57	4 7 0 1	O I I I I I I I I I I I I I I I I I I I	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8] VDDSHV	VOLTAGE [9] 1.8V/3.3V	HYS [10] Yes	LOAD (pF) [11] 30	PULL U/D TYPE [12] PU/ PD	LVCMOS
N5 9	sys_ ndmareq2 gpt10_pwm_ evt gpio_56 safe_mode gpmc_ncs6 sys_ ndmareq3 gpt11_pwm_ evt	1 3 4 7 0	I IO IO	н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
, , , , , , , , , , , , , , , , , , ,	ndmareq2 gpt10_pwm_ evt gpio_56 safe_mode gpmc_ncs6 sys_ ndmareq3 gpt11_pwm_ evt gpio_57	3 4 7 0	IO									
<u>1</u> 1 N5 <u>1</u>	gpt10_pwm_evt gpio_56 safe_mode gpmc_ncs6 sys_ ndmareq3 gpt11_pwm_evt gpio_57	4 7 0 1	IO									
N5 <u>9</u>	safe_mode gpmc_ncs6 sys_ ndmareq3 gpt11_pwm_ evt gpio_57	7 0 1										
N5 <u>(</u>	gpmc_ncs6 sys_ ndmareq3 gpt11_pwm_ evt gpio_57	0	O I									
<u>.</u>	sys_ ndmareq3 gpt11_pwm_ evt gpio_57	1	0 I									
9	gpt11_pwm_ evt gpio_57		1	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	evt gpio_57	3										
			Ю									
9		4	Ю									
:	safe_mode	7										
N4 (gpmc_ncs7	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
9	gpmc_io_dir	1	0									
	gpt8_pwm_e vt	3	Ю									
9	gpio_58	4	Ю									
:	safe_mode	7										
N1 9	gpmc_clk	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
9	gpio_59	4	Ю									
	gpmc_nadv_ ale	0	0	L	Z	0	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
R2 (gpmc_noe	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
R3 (gpmc_nwe	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
	gpmc_nbe0_ cle	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
9	gpio_60	4	IO									
T1 9	gpmc_nbe1	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
9	gpio_61	4	Ю									
:	safe_mode	7										
T2 (gpmc_nwp	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
9	gpio_62	4	Ю									
T3 (gpmc_wait0	0	I	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
T4 <u>(</u>	gpmc_wait1	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
l –	uart4_tx	1	0									
9	gpio_63	4	Ю									
	_	7										
T5 <u>(</u>	gpmc_wait2		1	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
I	uart4_rx	1	I									
	gpio_64	4	Ю									
		7										
	sys_	1	l I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	ndmareq1 uart3_cts_rct	2	I	1								
	x gpio_65	4	Ю	1								
	safe_mode	7			<u> </u>					<u> </u>		
AE23	dss_pclk	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
9	gpio_66	4	Ю									
	hw_dbg12	5	0									
	safe_mode	7			<u> </u>					<u> </u>		
AD22	dss_hsync	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
9	gpio_67	4	Ю									
[hw_dbg13	5	0									
	safe_mode	7			<u></u>					<u> </u>	<u> </u>	

Product Folder Link(s): AM3517 AM3505



MALL				Table	2-1. Ball	Charact	teristics	(ZCN Pk	g.) (con	tinued)			
Section Sect			MODE [3]	TYPE [4]	RESET	RESET REL.	RESET REL. MODE [7]	POWER [8]		HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
Section Sect	_	dss_vsync	0	0			7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Section Sect		gpio_68	4	Ю									
BOOLEAN F F F F F F F F F		safe_mode	7										
Sete mode 7	AE24	dss_acbias	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
		gpio_69	4	Ю									
March Marc		safe_mode	7		1								
Mart Less 2	AD24	+	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Bigs 20			2	ı									
Self- Mode Foundament Self- Mode Sel		gpio 70		Ю									
March Marc			7		1								
Martin	AD25		0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
ADDITION			2	0									
Sef_mode 7				Ю									
AC23 dis_distal2 0 0 0 L PD 7 VDDSHV 1.8V3.3V Yes 20 PU/PD LVCMOS			7										
Part	AC23	+		0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Safe, mode	1.020				Ī							,	
AC24				.0									
Section Sect	ΔC24			0		PD	7	VDDSHV	1 8\//3 3\/	Vec	20	PLI/ PD	LVCMOS
Sefe_mode 7	A024			+	1		ľ	VDDOITV	1.0 0/3.3 0	163	20	1 0/1 5	LVOIVIOO
AC25 dss_data4 0 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS pip(0.75 4 10) Dss_data 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 0 D L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Dss_data 0 0 D Dss_data 0 0 D Dss_data 0 0 D Dss_data 0 0 D Dss_data 0 Ds				10	1								
Martia	AC25	+		0	1	DD.	7	VDDSHV	1 9\//2 3\/	Voc	20	DI I/ DD	LVCMOS
Self-mode Foundation Foundation Self-mode Foundation Self-mode Foundation Foundation Self-mode Foundation Foundation Self-mode Foundation Foun	ACZS			ı	1	FD	ľ	VDDSHV	1.00/3.30	163	20	FO/FD	LVCIVIOS
Safe_mode 7			1	10									
AB24				10	4								
Usin3_bc_intx 2	A DO 4				 	DD		\/DDQLI\/	4.0)//0.0)/	V	00	DU/ DD	17/04/00
Spio_75	AB24				-	PD	/	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Safe_mode 7			1		-								
AB25				Ю									
Light Ligh		+					_						
Part	AB25				<u> </u>	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Nw.dbg14 5					4								
Safe_mode 7					4								
AA23 ds_data7 0				0	4								
Marti_rix 2													
Spio_77	AA23			0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
hw_dbg15 5				I	4								
Safe_mode 7													
AA24		hw_dbg15		0	_								
Part		safe_mode											
Nw_dbg16 5	AA24	dss_data8		0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Safe_mode 7		gpio_78											
AA25		hw_dbg16	5	0									
Page		safe_mode	7										
Number N	AA25	dss_data9	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Safe_mode 7		gpio_79	4	Ю									
Y22 dss_data10 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS gpio_80 4 IO IO L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS Y23 dss_data11 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS y24 dss_data12 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS gpio_82 4 IO IO <td></td> <td>hw_dbg17</td> <td>5</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		hw_dbg17	5	0									
gpio_80 4 IO safe_mode 7 0 Y23 dss_data11 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS gpio_81 4 IO IO VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS Y24 dss_data12 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS gpio_82 4 IO I		safe_mode	7										
Safe_mode 7	Y22	dss_data10	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
Y23		gpio_80	4	Ю]								
gpio_81		safe_mode	7			<u> </u>	<u> </u>		<u> </u>				
gpio_81 4 IO safe_mode 7 VDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS Y24 dss_data12 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/PD LVCMOS	Y23	dss_data11	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
safe_mode 7 Image: control of the contr			4	Ю	1								
Y24 dss_data12 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 20 PU/ PD LVCMOS gpio_82 4 IO			7		1								
gpio_82 4 IO	Y24		0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
					1								
		safe_mode			1								



			Table	Z-I. Dali	Onarao			9., (00	macaj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
Y25	dss_data13	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_83	4	Ю									
	safe_mode	7										
W21	dss_data14	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_84	4	Ю									
	safe_mode	7										
W22	dss_data15	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_85	4	Ю									
	safe_mode	7										
W23	dss_data16	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_86	4	Ю									
	safe_mode	7										
W24	dss_data17	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_87	4	Ю									
	safe_mode	7										
W25	dss_data18	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_clk	2	Ю									
	dss_data4	3	0									
	gpio_88	4	Ю									
	safe_mode	7										
V24	dss_data19	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_ simo	2	Ю									
	dss_data3	3	0									
	gpio_89	4	10									
	safe_mode	7		_								
V25	dss_data20	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
V20	mcspi3_ somi	2	Ю	-		•	VBBOIIV	1.0 7/0.0 7	100	20	0,15	Evolvioo
	dss_data2	3	0									
	gpio_90	4	Ю									
	safe_mode	7										
U21	dss_data21	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_cs0	2	Ю									
	dss_data1	3	0									
	gpio_91	4	Ю									
	safe_mode	7										
U22		0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_cs1	2	0	1								
	dss_data0	3	0	1								
	gpio_92	4	Ю									
	safe_mode	7										
U23	dss_data23	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	dss_data5	3	0									
	gpio_93	4	IO									
	safe_mode	7										
H24	tv_out2	0	0			0	VDDA_DAC	1.8V	1	1	NA	10-bit DAC
K21	tv_out1	0	0			0	VDDA_DAC	1.8V	1	1	NA	10-bit DAC
K20	tv_vfb1	0	0	Z	NA	0	VDDA_DAC	1.8V			NA	10-bit DAC
H23	tv_vfb2	0	0	Z	NA	0	VDDA_DAC	1.8V			NA	10-bit DAC
H20	tv_vref	0	i.	Z	NA	0	VDDA_DAC	1.8V		1	NA	10-bit DAC
AD2	ccdc_pclk	0	10	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	gpio_94	4	Ю	1	_				1	1	1	
	hw_dbg0	5	0	1								
1	safe_mode	7	1	1								
L	34.511040	l'	I	<u> </u>	<u> </u>	L		1	1		1	1



			rabie	2-1. Ball	Cnarac	teristics	-					
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
AD1	ccdc_field	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	ccdc_data8	1	ı									
	uart4_tx	2	0									
	i2c3_scl	3	IOD									
	gpio_95	4	Ю									
	hw_dbg1	5	0									
	safe_mode	7										
AE2	ccdc_ hd	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	uart4_rts	2	0									
	gpio_96	4	Ю									
	safe_mode	7										
AD3	ccdc_vd	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	uart4_cts	2	ı									
	gpio_97	4	Ю									
	hw_dbg2	5	0									
	safe_mode	7										
AE3	ccdc_wen	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/PD	LVCMOS
	ccdc_data9	1	ı									
	uart4_rx	2	ı									
	gpio_98	4	Ю									
	hw_dbg3	5	0									
	safe_mode	7										
AD4	ccdc_data0	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/PD	LVCMOS
	i2c3_sda	3	IOD									
	gpio_99	4	ı									
	safe_mode	7										
AE4	ccdc_data1	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/PD	LVCMOS
	gpio_100	4	ı									
	safe_mode	7										
AC5	ccdc_data2	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	gpio_101	4	Ю	1								
	hw_dbg4	5	0									
	safe_mode	7										
AD5	ccdc_data3	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	gpio_102	4	Ю									
	hw_dbg5	5	0									
		7		1								
AE5	ccdc_data4	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	gpio_103	4	Ю	1								
	hw_dbg6	5	0									
	safe_mode	7										
Y6	ccdc_data5	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	gpio_104	4	Ю	1								
	hw_dbg7	5	0	1								
	safe_mode	7		1								
AB6	ccdc_data6	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/PD	LVCMOS
	gpio_105	4	IO	1								
	safe_mode	7	1	1								
AC6	ccdc_data7	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/PD	LVCMOS
	gpio_106	4	IO	1								
	safe_mode	7		1								
AE6	rmii_mdio_da ta		Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/PD	LVCMOS
	ccdc_data8	1	I	1								
	gpio_107	4	Ю	1								



				Z-I. Dali	-			9.7 (00	·······································			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	safe_mode	7										
AD6	rmii_mdio_cl k	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/PD	LVCMOS
	ccdc_data9	1	I	1								
	gpio_108	4	Ю									
	safe_mode	7										
Y7	rmii_rxd0	0	ı	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/ PD	LVCMOS
	ccdc_data10	1	I									
	gpio_109	4	Ю									
	hw_dbg8	5	0									
	safe_mode	7										
AA7	rmii_rxd1	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/ PD	LVCMOS
	ccdc_data11	1	1									
	gpio_110	4	Ю									
	hw_dbg9	5	0									
	safe_mode	7										
AB7	rmii_crs_dv	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/ PD	LVCMOS
	ccdc_data12		I	_								
	gpio_111	4	Ю	4								
	safe_mode	7										
AC7	rmii_rxer	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/ PD	LVCMOS
	ccdc_data13		I	4								
	gpio_167	4	Ю	1								
	hw_dbg10	5	0	-								
	safe_mode	7										
AD7	rmii_txd0	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/ PD	LVCMOS
	ccdc_ data14 gpio_126	1 4	IO	1								
	hw_dbg11	5	0	1								
	safe_mode	7	U	1								
AE7	rmii_txd1	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/PD	LVCMOS
AL1	ccdc_data15	1	ı	1"		ľ	VDDOITV	1.0 1/3.5 1	163	25	1 0/1 5	LVOIVIOO
	gpio_112	4	1	1								
	safe_mode	7		1								
AD8	rmii_txen	0	0	Н	PU	7	VDDSHV	1.8V/3.3V		25	PU/PD	LVCMOS
	gpio_113	4	ı	1					NA			
	safe_mode	7										
AE8	rmii_50mhz_ clk	0	I	Н	PU	7	VDDSHV	1.8V/3.3V		25	PU/ PD	LVCMOS
	gpio_114	4	ı	1					NA			
	safe_mode	7										
D25	mcbsp2_fsx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_116	4	Ю	1								
	safe_mode	7										
C25	mcbsp2_ clkx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_117	4	Ю									
	safe_mode	7										
B25	mcbsp2_dr	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_118	4	Ю	1								
	safe_mode	7										
D24	mcbsp2_dx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_119	4	Ю	4								
	safe_mode	7				ļ	ļ	ļ			<u> </u>	<u> </u>
AA9	mmc1_clk	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_120	4	IO		J]]	1			1	



			I UDIC	2 1. Dan	Onlarao	CHISTIGS	s (ZCN Pkg.) (continued)					
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
_	safe_mode	7										
AB9	mmc1_cmd	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_121	4	Ю									
	safe_mode	7										
AC9	mmc1_dat0	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_clk	1	IO									
	gpio_122	4	Ю									
	safe_mode	7										
AD9	mmc1_dat1	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_simo	1	Ю									
	gpio_123	4	Ю									
	safe_mode	7										
AE9	mmc1_dat2	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_somi	1	IO									
	gpio_124	4	IO									
	safe_mode	7										
AA10	mmc1_dat3	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_cs0	1	0									
	gpio_125	4	Ю									
	safe_mode	7										
AB10	mmc1_dat4	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
	gpio_126	4	Ю									
	safe_mode	7										
AC10		0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
	gpio_127	4	Ю									
1010	safe_mode	7	10			_	\/DDQLD/	4 0) (/0 0) (00	DI I / DD	11/01/00
AD10		0	10	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
	gpio_128	4 7	Ю									
AE10	safe_mode	0	10		PD	7	VDDQUIV	4 0) //0 0) /	NI-	30	PU/ PD	11/01/00
AETU	mmc1_dat7	4	10	<u> </u>	טיי	1	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
	gpio_129 safe_mode	7	10	ł								
AD11	mmc2_clk	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
ADTI	mcspi3_clk	1	10	-	FD	<i>'</i>	VDDSHV	1.00/3.30	162	30	FU/FD	LVCIVIOS
	uart4_cts	2	ı									
	gpio_130	4	IO									
	safe_mode	7	10									
AE11	mmc2_ cmd		Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
[mcspi3_ simo	1	10			•					3, 1 5	2.5
	uart4_rts	2	0	1								
	gpio_131	4	Ю	1								
	safe_mode	7	-	1								
AB12		0	IO	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi3_ somi	1	Ю	1								
	uart4_tx	2	0	1								
	gpio_132	4	Ю	1								
	safe_mode	7		1								
AC12		0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart4_rx	2	I	1								
	gpio_133	4	Ю	1								
	safe_mode	7		<u>l</u>			<u> </u>					
AD12	mmc2_ dat2	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi3_cs1	1	0	<u> </u>			<u> </u>					
		_	_	_	_	_	_	_	_		_	



			1 4510	ba	Onarao.	teristics	(2011)	9.7 (00.1	muouj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpio_134	4	Ю									
	safe_mode	7										
AE12	mmc2_ dat3	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi3_cs0	1	Ю									
	gpio_135	4	Ю									
	safe_mode	7										
AB13	mmc2_ dat4	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da t0	1	0									
	mmc3_dat0	3	IO									
	gpio_136	4	IO									
	safe_mode	7										
AC13	mmc2_ dat5	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da t1	1	0									
	mmc3_dat1	3	Ю									
	gpio_137	4	Ю									
	mm_fsusb3_r xdp	6	Ю									
	safe_mode	7										
AD13	mmc2_ dat6	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_ cmd	1	0									
	mmc3_dat2	3	IO									
	gpio_138	4	IO									
	safe_mode	7		1								
AE13	mmc2_ dat7	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
F	mmc2_ clkin	1	I	1								
	mmc3_dat3	3	IO	1								
	gpio_139	4	IO									
	mm_fsusb3_r	6	Ю									
	safe_mode	7										
B24	mcbsp3_dx	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart2_cts	1	ı									
	gpio_140	4	IO									
	safe_mode	7										
C24	mcbsp3_dr	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	-	1	0	1								
	gpio_141	4	Ю									
	safe_mode	7										
A24	mcbsp3_ clkx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart2_tx	1	0									
	gpio_142	4	IO	1								
	safe_mode	7										
C23	mcbsp3_fsx	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart2_rx	1	I]								
	gpio_143	4	IO	-								
	safe_mode	7										
F20	uart2_cts	0	ı	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp3_dx	1	Ю]								
	gpt9_pwm_e vt	2	Ю									
	gpio_144	4	IO]								
	safe_mode	7		<u></u>								
F19	uart2_rts	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS



			i abie	2-1. Baii	Charac	teristics			tinuea)			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	mcbsp3_dr	1	1									
	gpt10_pwm_ evt	2	Ю									
	gpio_145	4	Ю									
	safe_mode	7										
E24	uart2_tx	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp3_ clkx	1	Ю									
	gpt11_pwm _evt	2	Ю									
	gpio_146	4	Ю									
	safe_mode	7										
E23	uart2_rx	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp3_fsx	1	Ю									
	gpt8_pwm_e vt	2	Ю									
	gpio_147	4	Ю									
	safe_mode	7										
AA19	uart1_tx	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_148	4	Ю									
	safe_mode	7										
Y19	uart1_rts	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_149	4	Ю									
	safe_mode	7										
Y20	uart1_cts	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
-	gpio_150	4	Ю									
	safe_mode	7										
W20	uart1_rx	0	ı	i i	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp1_ clkr		i i	-	. 5	ľ		1.0 170.0 1		00	. 0, . 5	2.000
	mcspi4_clk	3	IO									
	gpio_151	4	IO									
	safe_mode	7	10									
B23	mcbsp4_ clkx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_152	4	Ю									
	mm_fsusb3_t	1	IO									
	xse0 safe_mode	7										
A23	mcbsp4_dr	0	1	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
A23	gpio_153	4	IO		FD	ľ	VDDSHV	1.00/3.30	163	30	FO/FD	LVCIVIOS
	mm_fsusb3_i	 	10									
	safe_mode	7										
B22	mcbsp4_dx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
DZZ	gpio_154	4	Ю	1		ľ	VDDOITV	1.0 0/3.5 0	163	30	0/10	LVOIVIOO
	mm_fsusb3_t	1	10									
	safe_mode	7										
A22	+	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
n44		4	10	-		['	V DD3∏V	1.00/3.30	100	30	רטויט	LVCIVIOS
	gpio_155 mm_fsusb3_t		10	1								
	xen_ n	7	IO .	1								
Doc	safe_mode		10		DD.	 -	\/DEC: " :	4.0) ((2.5)	V	00	DILL DE	1,10,10,5
R25	mcbsp1_ clkr		IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_clk	1	10	4								
	gpio_156	4	Ю	-								
L	safe_mode	7			<u> </u>				ļ		<u> </u>	
P21	mcbsp1_fsr	0	IO	JL .	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS



						teristics	(J / (,			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpio_157	4	Ю	_								
	safe_mode	7		1								
P22	mcbsp1_dx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_ simo	1	Ю									
	mcbsp3_dx	2	Ю									
	gpio_158	4	Ю									
	safe_mode	7										
P23	mcbsp1_dr	0	I	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_ somi	1	Ю									
	mcbsp3_dr	2	1									
	gpio_159	4	Ю	1								
	safe_mode	7										
P25	mcbsp_clks	0	I	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_160	4	Ю									
	uart1_cts	5	I									
	safe_mode	7										
P24		0	Ю	- -	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_cs0	1	IO	4								
	mcbsp3_fsx	2	IO	-								
	gpio_161	4	Ю	-								
104	safe_mode	7	10			_	\/DDQ\\\\	4 0) //0 0) /		0.0	DI I / DD	11/01/00
N24	mcbsp1_ clkx	0	10	_	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp3_ clkx	2	10	_								
	gpio_162	4	Ю	4								
	safe_mode	7		l		_						
N2	uart3_cts_ rctx	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_163	4	Ю									
	safe_mode	7										
N3	uart3_rts_ sd	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_164	4	Ю									
	safe_mode	7										
P1	uart3_rx_ irrx	0	Ī	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_165	4	IO									
-		7										
P2	uart3_tx_ irtx		0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_166	4	Ю	4								
	safe_mode	7							1			
F25	usb0_dp	0	10	-				5.0V	Yes		PU/ PD	USB_PHY
F0.4	uart3_tx_ irtx		0					5.01/	V		DIII/ DD	LIOD DUN
F24	usb0_dm	0	IO	4				5.0V	Yes		PU/ PD	USB_PHY
G24	uart3_rx_ irrx usb0_vbus	0	A				VDDA3P3V_	5.0V	Yes		PU/ PD	USB_PHY
G25	usb0_id	0	A				USBPHY VDDA3P3V_ USBPHY	3.3V	Yes		PU/ PD	USB_PHY
E25	usb0_drvvbu s	0	0	L	PD	7	VDDSHV	1.8V/3.3V		30		LVCMOS
	uart3_tx_ irtx	2	0	1								
	gpio_125	4	Ю	1								
	safe_mode	7		1						1		
V2	hecc1_ txd	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	24	PU/ PD	LVCMOS
	uart3_rx_ irrx		ı	1								
	gpio_130	4	Ю	1								



			Table	2-1. Daii	Onaraci	teristics	(2011 1	g.) (con	illiaea)			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	safe_mode	7										
V3	hecc1_ rxd	0	ı	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	24	PU/ PD	LVCMOS
	uart3_rts_ sd	2	0	1								
	gpio_131	4	Ю									
	safe_mode	7		1								
V4	i2c1_scl	0	IOD	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
V5	i2c1_ sda	0	IOD	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
W1	i2c2_scl	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_168	4	Ю	1								
	safe_mode	7		1								
W2	i2c2_sda	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_183	4	Ю									
	safe_mode	7										
W4	i2c3_scl	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_184	4	Ю	1								
	safe_mode	7		1								
W5	i2c3_sda	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_185	4	Ю	1								
	safe_mode	7										
L25	hdq_sio	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	LVCMOS
	sys_altclk	1	ı	1								
	i2c2_sccbe	2	0	1								
	i2c3_sccbe	3	0	1								
	gpio_170	4	Ю	1								
	safe_mode	7		1								
AE14	mcspi1_clk	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
I	mmc2_dat4	1	Ю	1								
	gpio_171	4	Ю	1								
	safe_mode	7		1								
AD15	mcspi1_ simo	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat5	1	Ю	1								
	gpio_172	4	Ю	1								
	safe_mode	7		1								
AC15	mcspi1_ somi	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat6	1	Ю									
	gpio_173	4	Ю	1								
	safe_mode	7		1								
AB15	mcspi1_cs0	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat7	1	Ю]								
	gpio_174	4	Ю]								
	safe_mode	7		<u></u>			<u> </u>					
AD14	mcspi1_cs1	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc3_cmd	3	Ю]								
	gpio_175	4	Ю]								
	safe_mode	7		<u></u>			<u> </u>					<u> </u>
AE15	mcspi1_cs2	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc3_clk	3	0]								
	gpio_176	4	Ю	1								
	safe_mode	7		<u>l</u>		<u> </u>					<u> </u>	
AE16		0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	hsusb2_ data2	3 IO										
	gpio_177 4	4	Ю									
_							_	_	_		_	_



			Table	Z-I. Dali	Cilarac	teristics	(2011 1 1	g.) (con	mueuj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	mm_fsusb2_t xdat	5	Ю									
	safe_mode	7										
AD16	mcspi2_clk	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	hsusb2_ data7	3	Ю									
	gpio_178	4	Ю									
	safe_mode	7										
AC16	mcspi2_ simo	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt9_pwm_e vt		Ю									
	hsusb2_ data4	3	Ю									
	gpio_179	4	Ю									
	safe_mode	7										
AB16	mcspi2_ somi	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt10_pwm_ evt	1	Ю									
	hsusb2_ data5	3	Ю									
	gpio_180	4	Ю									
	safe_mode	7										
AA16	mcspi2_cs0	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt11_pwm_ evt	1	Ю									
	hsusb2_ data6	3	Ю									
	gpio_181	4	Ю									
	safe_mode	7										
AE17	mcspi2_cs1	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt8_pwm_e vt	1	Ю									
	hsusb2_ data3	3	Ю									
	gpio_182	4	Ю									
	mm_fsusb2_t xen_ n	5	Ю									
	safe_mode	7										
K24	sys_32k	0	ļ	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
K25	sys_xtalin	0	I	Z	Z	0	VDDSOSC	1.8V	NA		PU/ PD	LVCMOS
H25	sys_xtalout	0	0	Z	Z	0	VDDSOSC	1.8V	NA		PU/ PD	LVCMOS
M24	sys_clkreq	0	Ю	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_1	4	Ю									
Y1	sys_nirq	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_0	4	Ю	4								
1/0	safe_mode	7	ļ	_	_		\(\(\mathbb{D}\)	4 0) //0 0) /	.,		DI II DD	
Y2	sys_ nrespwron	0	<u>'</u>	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
Y3	sys_ nreswarm	0	Ю	L	PD	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_30	4	IO .		<u> </u>							Open Drain
Y4	sys_boot0	0	[] 	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_2	4	IO	_			\(\(\mathbb{O}\)	4.00.475.47.1			DU/	11/0::0-
AA1	sys_boot1	0	10	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
442	gpio_3	4	IO	7	7	0	V/DDCL IV	4.0\//0.0\/	Vaa	20	DII/ DD	1)/01/02
AA2	sys_boot2	0	10	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
A A 2	gpio_4		IO	Z	Z	0	VDDCLIV	1 01//2 21/	Voc	20	DII/ DD	LVCMOS
AA3	sys_boot3	0	I	۷	۷	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS



				2-1. Dan			` -	5 / (,			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpio_5	4	IO									
AB1	sys_boot4	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da	1	0									
	gpio_6	4	IO	1								
AB2	sys_boot5	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da t3	1	0									
	gpio_7	4	Ю	1								
AC1	sys_boot6	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_8	4	IO	1								
AC2	sys_boot7	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/PD	LVCMOS
AC3	sys_boot8	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/PD	LVCMOS
N25	sys_clkout1	0	0	Н	PD	0/7 ⁽¹⁾	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_10	4	IO	1								
	safe_mode	7										
M25	sys_clkout2	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	10	PU/ PD	LVCMOS
	gpio_186	4	IO									
	safe_mode	7										
U24	jtag_ntrst	0	I	L	PD	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
U25	jtag_tck	0	I	L	PD	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
T21	jtag_rtck	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
T22	jtag_tms_tms c	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
T23	jtag_tdi	0	I	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
T24	jtag_tdo	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
T25	jtag_emu0	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_11	4	IO									
R24	jtag_emu1	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_31	4	IO	1								
AD17	etk_clk	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_ clkx	1	Ю									
	mmc3_clk	2	0	1								
	hsusb1_stp	3	0									
	gpio_12	4	IO									
AE18	etk_ctl	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mmc3_cmd	2	IO									
	hsusb1_clk	3	0									
	gpio_13	4	IO									
	mm_fsusb1_r xdp	5	Ю									
AD18	etk_d0	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_ simo	1	Ю									
	mmc3_dat4	2	Ю									
	hsusb1_ data0	3	Ю									
	gpio_14	4	Ю	1								
	mm_fsusb1_r		Ю									
AC18	etk_d1	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_ somi	1	Ю									
	hsusb1_ data1	3	Ю									
	gpio_15	4	Ю	1								

⁽¹⁾ Mux0 if sys_boot6 is pulled down (clock master).



			Tubic	<u></u>	- Onarao	teristics	(=0.1	9., (55	madaj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	mm_fsusb1_t xse0	5	Ю	_								
AB18	etk_d2	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_cs0	1	Ю	1								
	hsusb1_ data2	3	Ю									
	gpio_16	4	Ю									
	mm_fsusb1_t xdat	5	Ю									
AA18	etk_d3	0	0	L	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_clk	1	Ю									
	mmc3_dat3	2	Ю	_								
	hsusb1_ data7	3	Ю									
	gpio_17	4	Ю									
Y18	etk_d4	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_dr	1	I	_								
	mmc3_dat0	2	Ю	_								
	hsusb1_ data4	3	Ю									
	gpio_18	4	Ю									
AE19	etk_d5	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_fsx	1	Ю	4								
	mmc3_dat1	2	IO	1								
	hsusb1_ data5	3	Ю									
	gpio_19	4	Ю									
AD19	etk_d6	0	0	<u></u> L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_dx	1	IO	1								
	mmc3_dat2	3	IO IO									
	data6	4	Ю	1								
AB19	gpio_20 etk_d7	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
ADIS	mcspi3_cs1	1	0	- ¹	PD	4	VDDSHV	1.00/3.30	162	9, 25	F0/ FD	LVCIVIOS
	mmc3_dat7	2	10	1								
	hsusb1_ data3	3	Ю									
	gpio_21	4	Ю	1								
	mm_fsusb1_t xen_n		Ю									
AE20	etk_d8	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mmc3_dat6	2	Ю	1								
	hsusb1_dir	3	I	1								
	gpio_22	4	Ю	1								
AD20	etk_d9	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mmc3_dat5	2	Ю									
	hsusb1_nxt	3	I	_								
	gpio_23	4	Ю	4								
	mm_fsusb1_r xdm	5	Ю									
AC20	etk_d10	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	uart1_rx	2	ı]								
	hsusb2_clk	3	0	<u> </u>								
	gpio_24	4	Ю				ļ		ļ		<u> </u>	
AB20	etk_d11	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_clk	1	10	-								
	hsusb2_stp	3	0			I	<u> </u>	Į.		1	1	1



						en ionico	(3-7 (,			
BALL LOCATION [1]	PIN NAME	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpio_25	4	Ю									
	mm_fsusb2_r xdp	5	Ю									
AE21	etk_d12	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_dir	3	I									
	gpio_26	4	Ю									
AD21	etk_d13	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_nxt	3	l									
	gpio_27	4	Ю									
	mm_fsusb2_r xdm	5	Ю									
AC21	etk_d14	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_ data0	3	Ю									
	gpio_28	4	Ю	1								
	mm_fsusb2_r xrcv	5	Ю									
AE22	etk_d15	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_ data1	3	Ю									
	gpio_29	4	Ю									
	mm_fsusb2_t xse0	5	Ю									
V16, V15, V11, V10, U16, U15, U11, U10, T18, T17, T9, T8, R18, R17, R9, R8, M18, L18, L9, L8, K18, K17, K9, K8, J16, J15, J11, J10, H15, H11,	VDD_CORE	0	PWR					1.2V				
AA13	VDDS_SRA M_MPU	0	PWR					1.8V				
E17	VDDS_SRA M_CORE_B G	0	PWR					1.8V				
AA12	CAP_VDD_S RAM_MPU	0	PWR					1.2V				
E16	CAP_VDD_S RAM_CORE	0	PWR					1.2V				
AA15	VDDS_DPLL _MPU_USB HOST	0	PWR					1.8V				
N20	VDDS_DPLL _PER_CORE		PWR					1.8V				
H21	VDDA_DAC	0	PWR					1.8V				
F23	VDDA3P3V_ USBPHY	0	PWR					3.3V				
G22	VDDA1P8V_ USBPHY	0	PWR					1.8V				
F22	CAP_VDDA1 P2LDO_USB PHY	0	PWR					1.2V				



				2-1. Bali								
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
Y16, Y15, Y13, Y12, Y10, W16, W15, W13, W12,W10, W9, W6, V7, V6, U19, T20, T19, T7, T6, R7, R6, P20, P19, N19, N7, N6, M7, M6, M5, L19, K19, K7, K6, K5, J7, H18, H17	VDDSHV	0	PWR					1.8V/3.3V				
Y9, W18, U20, R5, H16, H8, G17, G16, G14, G13, G11, G10, G8, F16, F13, F11, F10, F8	VDDS	0	PWR					1.8V				
F14	VREFSSTL	0	ļ									
L20	VDDSOSC	0	PWR					1.8V				
J25	VSSOSC	0	GND					1.8V				
AE25, AE1, V18, V17, V14, V13, V12, V9, V8, U18, U17, U14, U13, U12, U9, U8, T14, T12, R16, R15, R14, R13, R12, R11, R10, P14, P13, P14, P15, P14, P13, P14, P13, P14, P15, M16, M15, M16, M15, M16, M15, M14, M13, M12, U14, U15, U16, U16, U16, U16, U16, U16, U16, U16	vss	0	GND									
H22	VSSA_DAC	0	GND									
L24, L23, L22, L21, K23, K22, H19, N22,N21,F17	NC ⁽²⁾											
U2 ⁽³⁾	Reserved											
V1 ⁽³⁾	Reserved											

^{(2) &}quot;NC" indicates "No Connect". For proper device operation, these pins *must be* left unconnected.

⁽³⁾ For proper device operation, this pin *must be* pulled up to VDDSHV via a 10k-Ω resistor.



Table 2-2. Ball Characteristics (ZER Pkg.)

BALL LOCATION	PIN NAME	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
E3	sdrc_d0	0	IO	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
D3	sdrc d1	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
C3	sdrc_d2	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
C2	sdrc d3	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
F3	sdrc_d4	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
D2	sdrc_d5	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
C1	sdrc_d6	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
D1	sdrc_d7	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
G2	sdrc_d8	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
G3	sdrc_d9	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
H3	sdrc_d10	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
G4	sdrc_d11	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
H4	sdrc_d12	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
G1	sdrc_d13	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
J3	sdrc_d14	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
J1	sdrc_d15	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
T3	sdrc_d16	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
U3	sdrc_d17	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
U4	sdrc_d18	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
V4	sdrc_d19	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
V1	sdrc_d20	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
V2	sdrc_d21	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
V5	sdrc_d22	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
V3	sdrc_d23	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
W3	sdrc_d24	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
W4	sdrc_d25	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
Y3	sdrc_d26	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
Y4	sdrc_d27	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
AA2	sdrc_d28	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
AA3	sdrc_d29	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
AA4	sdrc_d30	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
AB2	sdrc_d31	0	Ю	L	Z	0	VDDS	1.8V	Yes	4	PU/ PD	LVCMOS
L4	sdrc_ba0	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
K5	sdrc_ba1	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
J5	sdrc_ba2	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
M3	sdrc_a0	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
M4	sdrc_a1	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
M5	sdrc_a2	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
N3	sdrc_a3	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
N2	sdrc_a4	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
N4	sdrc_a5	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
P3	sdrc_a6	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
P2	sdrc_a7	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
P1	sdrc_a8	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
P4	sdrc_a9	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
R1	sdrc_a10	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
R2	sdrc_a11	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
R3	sdrc_a12	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
R4	sdrc_a13	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
T2	sdrc_a14	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
J4	sdrc_ncs0	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
K4	sdrc_ncs1	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
L1	sdrc_clk	0	0	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
L2	sdrc_nclk	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS



Section Sect	BALL LOCATION	PIN NAME	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]		VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
## 1975 (1970) 5 0	[1]	adra akan	0	0	STATE [5]		7	\/DDC	4.0\/	Vaa	0	DLI/ DD	LVCMOS
March Marc	N3			1	 	טיי	1	VDDS	1.00	res	0	PU/PD	LVCIVIOS
See Lease Color			,	<u>'</u>									
Marting Mart	K1	sdrc_nras	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
Feb	L3	sdrc_ncas	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
	K2	sdrc_nwe	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
Table Medic Min 2	F4	sdrc_dm0	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
ABS	J2	sdrc_dm1	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
E2 defe_staslop 0	T4	sdrc_dm2	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
	AB3	sdrc_dm3	0	0	L	Z	0	VDDS	1.8V	No	8	PU/ PD	LVCMOS
Display	E2	sdrc_dqs0p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
PT	H2	sdrc_dqs1p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
ET	U1	sdrc_dqs2p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
Horizon Head	Y1	sdrc_dqs3p	0	Ю	L	Z	0	VDDS	1.8V	Yes	8	PU/ PD	LVCMOS
102 sdrc_dqs2n 0	E1	sdrc_dqs0n	0	Ю	L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
Sec_dqs3n 0	H1	sdrc_dqs1n	0	Ю	L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
	U2	sdrc_dqs2n	0	IO	L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
Safe_striben O	Y2	sdrc_dqs3n	0	IO	L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
File	T1	sdrc_odt	0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
Self	F2	sdrc_strben0	0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
W2 adrc_strben_ dy1 0 L Z 0 VDDS 1.8V 8 PU/PD 1 W5 gpmc_a1 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 V5 gpmc_a2 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB4 gpmc_a3 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB5 gpmc_a3 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB5 gpmc_a4 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB6 gpmc_a8 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 A	F1		0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
My My My My My My My My	W1	sdrc_strben1	0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
Spin	W2		0		L	Z	0	VDDS	1.8V		8	PU/ PD	LVCMOS
YS gpmc_a2 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD AB4 gpmc_a3 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AA5 gpmc_a4 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB5 gpmc_a4 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB5 gpmc_a5 0 O L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB6 gpmc_a6 0 O H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AA6 gpmc_a7 0 O H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1	W5	<u>. </u>		ł	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
Spin 35 4				1									
AB4 gpmc_a3 0 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 Gpio_36 4 10	Y5	· ·	l		L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
Spinc_36			ł	ł			_						
AA5	AB4	F	1	ł	l ^L	PD	/	VDDSHV	1.80/3.30	Yes	30	PU/ PD	LVCMOS
Spic_37			ł				_	VDD0111/	4 0) //0 0) /			D11/ DD	11/01/02
AB5 gpmc_a5 0 0 L PD 7 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I I I I I I I I I	AAS	F	ł	ł	<u> </u>	PD	′	VDDSHV	1.80/3.30	Yes	30	PU/ PD	LVCMOS
Spin_38	ADE		ł	ł		DD	7	VDDCUV	4.0\//2.2\/	Vaa	20	DLI/ DD	LVCMOS
AB6 gpmc_a6 0 0 0 H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 gpio_39 4 10	ABS		1	ł	<u> </u> -	PD	′	VDDSHV	1.60/3.30	res	30	PU/PD	LVCMOS
AA6	A.D.O.			1		DU	-	\/DDQLI\/	4.0\//0.0\/	V	00	DU/ DD	LVOMOO
AA6 gpmc_a7 0 0 H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1.8V/3.3V Yes	АВб		1	l	Н	PU	′	VDDSHV	1.80/3.30	Yes	30	PU/ PD	LVCMOS
Spin_40 4	A A C	01 –		1		DU	7	VDDCUV	4.0\//2.2\/	Vaa	20	DLI/ DD	LVCMOS
W6 gpmc_a8 0 O H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/ PD AB7 gpmc_a9 0 O H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/ PD sysndmareq2 1 I	ААб	<u>. </u>	1	ł	н	PU	′	VDDSHV	1.80/3.30	Yes	30	PU/ PD	LVCMOS
Spic_41	MC					DU	7	VDDCUV	4.0\//2.2\/	Vaa	20	DLI/ DD	LVCMOS
AB7	VVO		+	_	П	PU	′	VDDSHV	1.60/3.30	res	30	PU/PD	LVCIVIOS
Sys_ 1	A D 7	· ·	ł			DU	7	VDDCUV	4.0\//2.2\/	Vaa	20	DLI/ DD	LVCMOS
gpio_42 4 IO PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD PD PD <td>AB7</td> <td>sys_</td> <td></td> <td>ı</td> <td>П</td> <td>FO</td> <td><u> </u></td> <td>VDDSHV</td> <td>1.00/3.30</td> <td>165</td> <td>30</td> <td>PU/PD</td> <td>LVCIVIOS</td>	AB7	sys_		ı	П	FO	<u> </u>	VDDSHV	1.00/3.30	165	30	PU/PD	LVCIVIOS
Y6 gpmc_a10 0 O H PU 7 VDDSHV 1.8V/3.3V Yes 30 PU/PD sys_ndmareq3 1 I			4	10		1							
Sys_ ndmareq3 1	Ve		1	1	ш	DII	7	VDDCHV	1 0\//2 2\/	Voc	20	DLI/ DD	LVCMOS
ndmareq3 gpio_43 4 IO PU 0 VDDSHV 1.8V/3.3V 30 PU/ PD I AA7 gpmc_d0 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I Y7 gpmc_d1 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I W7 gpmc_d2 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I AA9 gpmc_d3 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I Y8 gpmc_d4 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I AA8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I <td>10</td> <td>F</td> <td></td> <td></td> <td>П</td> <td>PU</td> <td>′</td> <td>VDDSHV</td> <td>1.60/3.30</td> <td>res</td> <td>30</td> <td>PU/ PD</td> <td>LVCIVIOS</td>	10	F			П	PU	′	VDDSHV	1.60/3.30	res	30	PU/ PD	LVCIVIOS
AA7 gpmc_d0 0 10 H PU 0 VDDSHV 1.8V/3.3V 30 PU/PD 1 PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 PU/PD			'	<u>'</u>									
Y7 gpmc_d1 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD W7 gpmc_d2 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD AA9 gpmc_d3 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD Y8 gpmc_d4 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD AA8 gpmc_d5 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD AB8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD		gpio_43	4	IO		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>
W7 gpmc_d2 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD AA9 gpmc_d3 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I Y8 gpmc_d4 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I AA8 gpmc_d5 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I AB8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I	AA7	gpmc_d0	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V		30	PU/ PD	LVCMOS
AA9 gpmc_d3 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 Y8 gpmc_d4 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AA8 gpmc_d5 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1 AB8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD 1	Y7	gpmc_d1	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
Y8 gpmc_d4 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I AA8 gpmc_d5 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I AB8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I	W7	gpmc_d2	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
AA8 gpmc_d5 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD AB8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD I	AA9	gpmc_d3	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
AB8 gpmc_d6 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/ PD I	Y8	gpmc_d4	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
V1 -	AA8	gpmc_d5	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
W8 gpmc_d7 0 IO H PU 0 VDDSHV 1.8V/3.3V Yes 30 PU/PD	AB8	gpmc_d6	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	W8	gpmc_d7	0	IO	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS



BALL F												
LOCATION [PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpmc_d8	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_44	4	Ю	1								
AB9 g	gpmc_d9	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_45	4	Ю	Ī								
AB10 g	gpmc_d10	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_46	4	Ю									
W9 g	gpmc_d11	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_47	4	Ю									
AA10 g	gpmc_d12	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_48	4	IO									
Y9 g	gpmc_d13	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_49	4	Ю									
V10 g	gpmc_d14	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_50	4	Ю									
V9 g	gpmc_d15	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_51	4	Ю									
Y10 g	gpmc_ncs0	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	No	30	NA	LVCMOS
Y11 g	gpmc_ncs1	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
9	gpio_52	4	Ю									
I —	gpmc_ncs2	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt9_pwm_e vt	2	Ю									
	gpio_53	4	Ю									
V12 g	gpmc_ncs3	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_ ndmareq0	1	1									
	gpt10_pwm_ evt	2	Ю									
g	gpio_54	4	Ю									
AA11 g	gpmc_ncs4	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_ ndmareq1	1	I									
	gpt9_pwm_e vt	3	Ю									
g	gpio_55	4	IO									
W12 g	gpmc_ncs5	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_ ndmareq2	1	I									
	gpt10_pwm_ evt	3	Ю									
g	gpio_56	4	Ю									
AA12 g	gpmc_ncs6	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_ ndmareq3	1	I									
	gpt11_pwm_ evt	3	Ю									
g	gpio_57	4	IO									
V11 g	gpmc_ncs7	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpmc_io_dir	1	0	1								
	gpt8_pwm_e vt	3	Ю									
g	gpio_58	4	Ю	<u> </u>								
AB13 g	gpmc_clk	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
g	gpio_59	4	Ю							<u> </u>		
	gpmc_nadv_ ale	0	0	L	Z	0	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
AB14 g	gpmc_noe	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
AA15 g	gpmc_nwe	0	0	Н	Z	0	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS



				1		teristics					I	10 0511 1101
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
W11	gpmc_nbe0_ cle	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_60	4	IO									
Y15	gpmc_nbe1	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_61	4	IO									
W14	gpmc_nwp	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_62	4	Ю									
V13	gpmc_wait0	0	I	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
AA16	gpmc_wait1	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart4_tx	1	0									
	gpio_63	4	Ю									
Y14	gpmc_wait2	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart4_rx	1	I	Ī								
	gpio_64	4	IO	Ĭ								
V14	gpmc_wait3	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	sys_	1	I	Ĭ								
	ndmareq1											
	uart3_cts_rct x	2	I									
	gpio_65	4	IO									
B22	dss_pclk	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_66	4	IO									
	hw_dbg12	5	0									
B21	dss_hsync	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_67	4	IO									
	hw_dbg13	5	0									
B20	dss_vsync	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_68	4	IO									
B19	dss_acbias	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_69	4	Ю									
A20	dss_data0	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	uart1_cts	2	I									
	gpio_70	4	Ю									
A19	dss_data1	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	uart1_rts	2	0									
_	gpio_71	4	Ю									
A18	dss_data2	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_72	4	Ю									
B18	dss_data3	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_73	4	Ю									
A17	dss_data4	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	uart3_rx_irrx		l									
	gpio_74	4	Ю		ļ					ļ	ļ	
C18	dss_data5	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	uart3_tx_irtx	1	0									
	gpio_75	4	Ю		ļ					ļ	ļ	1
D17	dss_data6	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	uart1_tx	2	0									
	gpio_76	4	Ю									
	hw_dbg14	5	0									
B16	dss_data7	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	uart1_rx	2	l .									
	gpio_77	4	Ю	ļ								
	hw_dbg15	5	0									
B17	dss_data8	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_78	4	IO							I	I	



					1	teristics	_			1		T
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	hw_dbg16	5	0									
C17	dss_data9	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_79	4	Ю									
	hw_dbg17	5	0									
C16	dss_data10	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_80	4	Ю									
D16	dss_data11	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_81	4	IO									
D14	dss_data12	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_82	4	Ю									
A16	dss_data13	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_83	4	IO									
D15	dss_data14	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_84	4	Ю									
B15	dss_data15	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_85	4	Ю									
A15	dss_data16	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_86	4	Ю									
A14	dss_data17	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_87	4	Ю									
C13	dss_data18	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_clk	2	Ю									
	dss_data4	3	0									
	gpio_88	4	Ю									
C15	dss_data19	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_ simo	2	Ю									
	dss_data3	3	0	†								
	gpio_89	4	IO	1								
A13	dss_data20	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_	2	Ю	1		'						
	somi			<u> </u>								
	dss_data2	3	0	<u> </u>								
	gpio_90	4	Ю									
B13	dss_data21	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_cs0	2	Ю	<u> </u>								
	dss_data1	3	0	<u>ļ</u>								
	gpio_91	4	Ю									
C14	dss_data22	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	mcspi3_cs1	2	0	<u> </u>								
	gpio_92	4	IO									
B14	dss_data23	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	dss_data5	3	0	 								
	gpio_93	4	IO									
AB21	ccdc_pclk	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	gpio_94	4	10	ł								
A A 24	hw_dbg0	5	0		DD.	7	//DDC/ IV/	1.0\//2.0\/	Voc	15	DLI/ DD	1.1/01400
AA21	ccdc_field	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	ccdc_data8	2	0	1								
	uart4_tx	3	0	+								
	i2c3_scl		10	†								
	gpio_95	4 5	0	†								
V21	hw_dbg1		10		PD	7	//DD6H//	1 9\//2 2\/	Voc	15	PU/ PD	LVCMOS
Y21	ccdc_ hd	0		L	FD	'	VDDSHV	1.8V/3.3V	Yes	15	PU/ PD	LVCMOS
	uart4_rts	2	0	l		l						<u> </u>



LVCMOS
LVCMOS
LVCMOS
I
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
2.000
LVCMOS
LVOIVIOO
LVCMOS
LVCIVIOS
LVOMOS
LVCMOS
LVCMOS
LVCMOS
<u> </u>
LVCMOS
LVCMOS
LVCMOS
1
LVCMOS
<u> </u>
LVCMOS
LVCMOS



		•		. Z Z. Dai	·	teristics		(g.) (0011	- Indea,			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpio_126	4	Ю									
	hw_dbg11	5	0	1								
R20	rmii_txd1	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	25	PU/PD	LVCMOS
	ccdc_data15	1	I	1								
	gpio_112	4	I	1								
R19	rmii_txen	0	0	Н	PU	7	VDDSHV	1.8V/3.3V		25	PU/PD	LVCMOS
	gpio_113	4	I	1					NA			
R21	rmii_50mhz_ clk	0	I	Н	PU	7	VDDSHV	1.8V/3.3V		25	PU/ PD	LVCMOS
	gpio_114	4	I	Ī					NA			
E5	mcbsp2_fsx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_116	4	Ю									
D5	mcbsp2_ clkx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_117	4	Ю	1								
C5	mcbsp2_dr	0	I	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_118	4	Ю	1								
E4	mcbsp2_dx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_119	4	Ю	Ī								
P22	mmc1_clk	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_120	4	IO	1								
N21	mmc1_cmd	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_121	4	Ю	1								
P21	mmc1_dat0	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_clk	1	Ю	1								
	gpio_122	4	IO	1								
N20	mmc1_dat1	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_simo	1	Ю	†								
	gpio_123	4	Ю	Ì								
P19	mmc1_dat2	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_somi	1	Ю	1	. –							
	gpio_124	4	Ю	Ì								
P20	mmc1_dat3	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi2_cs0	1	0	†								
	gpio_125	4	Ю	†								
N22	mmc1_dat4	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
	gpio_126	4	Ю	1								
N19	mmc1_dat5	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
14.15		4	Ю	<u>†</u>		ľ	VBBOITV	1.0070.00	110		1 0/1 5	LVOMOO
N18	gpio_127 mmc1_dat6	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
[gpio_128	4	Ю	†				7.0.70.0V	"	~	1 5, 1 5	
P18	mmc1_dat7	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	No	30	PU/ PD	LVCMOS
[· · ·	gpio_129	4	Ю	†	-]			"		. 5, . 5	
M21	mmc2_clk	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
[mcspi3_clk	1	10	†				7.0.70.0V	1	~	1 5, 1 5	
	uart4_cts	2		t								
	gpio_130	4	IO	†								
M20	mmc2_ cmd	0	10	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi3_ simo	1	10	ļ.,							. 5, 1 5	2.0000
	uart4_rts	2	0	†								
		4	10	†								
K20	gpio_131	0	10	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
1120	mmc2_ dat0	1	10	 ''	-0	<u> </u>	VDDOUV	1.00/3.30	169	30	P U/ P'D	LVCIVIOS
	mcspi3_ somi	2	0									
	uart4_tx		10	†								
	gpio_132	4	IO									



M18 r	mmc2_ dat1 uart4_rx gpio_133 mmc2_ dat2 mcspi3_cs1	0	Ю	STATE [5]	STATE [6]							
M18 r	uart4_rx gpio_133 mmc2_ dat2	2		Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
M18 r	mmc2_ dat2	1	ı	1								
K21 r		4	Ю	1								
K21 r	mcspi3 cs1	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
K21 r		1	0	1								
<u></u>	gpio_134	4	Ю	1								
-	mmc2_ dat3	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
! F	mcspi3_cs0	1	Ю	1								
1	gpio_135	4	Ю	1								
L18 r	mmc2_ dat4	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da t0	1	0									
ļ ,	mmc3_dat0	3	Ю	1								
ļ <u>,</u>	gpio_136	4	Ю	1								
L20 r	mmc2_ dat5	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
r	mmc2_dir_da t1	1	0									
,	mmc3_dat1	3	Ю	1								
l –	gpio_137	4	Ю	1								
r	mm_fsusb3_r xdp	6	Ю	_,								
		0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
r		1	0	_ ,								
l -	mmc3_dat2	3	Ю	1								
l –	gpio_138	4	Ю	1								
M19 r		0	10	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
-	mmc2_clkin	1		†								
l –	mmc3_dat3	3	Ю	†								
-	gpio_139	4	Ю	†								
r	mm_fsusb3_r xdm		Ю	_ ,								
h +	mcbsp3_dx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart2_cts	1	ı	†								
l –	gpio_140	4	Ю	1								
H + +	mcbsp3_dr	0		L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
l –	uart2_rts	1	0	1								
-	gpio_141	4	Ю	†								
	mcbsp3_ clkx		Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	uart2_tx	1	0	†								
	gpio_142	4	Ю	1								
	mcbsp3_fsx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
l –	uart2_rx	1	ı	1								
-	gpio_143	4	Ю	†								
	uart2_cts	0	ı	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
l ==	mcbsp3_dx	1	Ю	†								
9	gpt9_pwm_e vt	2	Ю	_ ,								
-	gpio_144	4	Ю	1								
H + +	uart2_rts	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
-	mcbsp3_dr	1	ı	1								
9	gpt10_pwm_ evt	2	Ю	_								
l -	gpio_145	4	Ю	1								
	uart2_tx	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
l —	mcbsp3_clkx		Ю	1								
Ç	gpt11_pwm _evt	2	Ю									



	T	T		2-2. Dai	·				_	1	1	1
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	gpio_146	4	IO									
C6	uart2_rx	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp3_fsx	1	IO	Ī								
	gpt8_pwm_e vt	2	Ю									
	gpio_147	4	Ю									
C22	uart1_tx	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_148	4	Ю									
C21	uart1_rts	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_149	4	Ю									
C19	uart1_cts	0	I	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_150	4	Ю									
C20	uart1_rx	0	I	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp1_ clkr	2	I	ļ								
	mcspi4_clk	3	Ю	<u> </u>								
	gpio_151	4	IO									
A3	mcbsp4_ clkx		IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_152	4	10	 								
	mm_fsusb3_t xse0	6	Ю									
B3	mcbsp4_dr	0	ı	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_153	4	IO	1								
	mm_fsusb3_r	6	Ю	1								
A2	mcbsp4_dx	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_154	4	IO	1								
	mm_fsusb3_t xdat	6	Ю									
B2	mcbsp4_fsx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_155	4	IO	1								
	mm_fsusb3_t	6	Ю	Ī								
B11	mcbsp1_ clkr	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_clk	1	Ю	1								
	gpio_156	4	IO	1								
D11	mcbsp1_fsr	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_157	4	Ю	Ī								
C10	mcbsp1_dx	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_ simo	1	Ю									
	mcbsp3_dx	2	I									
	gpio_158	4	Ю									
C9	mcbsp1_dr	0	I	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_ somi	1	Ю									
	mcbsp3_dr	2	I									
	gpio_159	4	Ю									
E11	mcbsp_clks	0	l	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_160	4	IO	<u> </u>								
	uart1_cts	5	I									
C11	mcbsp1_fsx	0	IO	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcspi4_cs0	1	IO									
	mcbsp3_fsx	2	IO	<u> </u>								
	gpio_161	4	Ю									
C8	mcbsp1_ clkx		Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mcbsp3_clkx		Ю	1								
	gpio_162	4	Ю]								



DALL	DIN N	MODE to:	1		1	leristics				1045 (=:	BUIL 11/25	10.05/ . ***
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
W15	uart3_cts_rct x	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_163	4	Ю									
W13	uart3_rts_sd	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_164	4	Ю									
AA13	uart3_rx_irrx	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_165	4	Ю									
Y13	uart3_tx_irtx	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_166	4	Ю									
A6	usb0_dp	0	Ю					5.0V	Yes		PU/ PD	LVCMOS
B6	usb0_dm	0	Ю					5.0V	Yes		PU/ PD	LVCMOS
C7	usb0_vbus	0	A				VDDA3P3V_ USBPHY	3.3V	Yes		PU/ PD	LVCMOS
B7	usb0_id	0	A				VDDA3P3V_ USBPHY	3.3V	Yes		PU/ PD	LVCMOS
A7	usb0_drvvbu s	0	0	L	PD	7	VDDSHV	1.8V/3.3V		30		
	uart3_tx_irtx	2	0	Ī								
	gpio_125	4	Ю	<u> </u>			<u> </u>		<u> </u>	<u> </u>	<u> </u>	
AB15	hecc1_ txd	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	24	PU/ PD	LVCMOS
	uart3_rx_irrx	2	I	Ī								
	gpio_130	4	Ю	Ī								
AB16	hecc1_ rxd	0	I	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	24	PU/ PD	LVCMOS
	uart3_rts_sd	2	0	1								
	gpio_131	4	Ю	Ī								
AA17	i2c1_scl	0	IOD	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
AB17	i2c1_ sda	0	IOD	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
Y17	i2c2_scl	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_168	4	Ю	1								
Y16	i2c2_sda	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_183	4	Ю	Ī								
W16	i2c3_scl	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_184	4	Ю	Ī								
W17	i2c3_sda	0	IOD	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	Open Drain
	gpio_185	4	Ю	Ī								
B9	hdq_sio	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	40	PU/ PD	LVCMOS
	sys_altclk	1	I	Ī								
	i2c2_sccbe	2	0	Ī								
	i2c3_sccbe	3	0	Ī								
	gpio_170	4	IO	1								
K22	mcspi1_clk	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat4	1	Ю]								
	gpio_171	4	Ю	<u> </u>	<u> </u>	<u> </u>		<u> </u>				
K19	mcspi1_ simo	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat5	1	Ю	Ī								
	gpio_172	4	IO	1								
J18	mcspi1_ somi	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat6	1	IO	1								
	gpio_173	4	Ю	1								
K18	mcspi1_cs0	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dat7	1	Ю	1								
	gpio_174	4	Ю	1								
J20	mcspi1_cs1	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc3_cmd	3	IO	1								
	gpio_175	4	Ю	1								
1												



BALL LOCATION	PIN NAME	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]		VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
J19	mcspi1_cs2	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc3_clk	3	0	1								
	gpio_176	4	Ю	1								
J21	mcspi1_cs3	0	0	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	hsusb2_ data2	3	Ю									
	gpio_177	4	Ю									
	mm_fsusb2_t xdat	5	Ю									
J22	mcspi2_clk	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	hsusb2_ data7	3	Ю									
	gpio_178	4	Ю	1								
H20	mcspi2_ simo	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt9_pwm_e vt	1	Ю	Ī								
	hsusb2_ data4	3	Ю	1								
	gpio_179	4	Ю	1								
H22	mcspi2_ somi	0	Ю	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt10_pwm_ evt	1	Ю	1								
	hsusb2_ data5	3	Ю									
	gpio_180	4	Ю	1								
H21	mcspi2_cs0	0	Ю	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt11_pwm_ evt	1	Ю	1								
	hsusb2_ data6	3	Ю									
	gpio_181	4	Ю									
H19	mcspi2_cs1	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpt8_pwm_e vt	1	Ю									
	hsusb2_ data3	3	10									
	gpio_182	4	Ю	Ī								
	mm_fsusb2_t xen_n	5	Ю									
A8	sys_32k	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
A10	sys_xtalin	0	I	Z	Z	0	VDDSOSC	1.8V	NA		PU/ PD	LVCMOS
A9	sys_xtalout	0	0	Z	Z	0	VDDSOSC	1.8V	NA		PU/ PD	LVCMOS
B8	sys_clkreq	0	Ю	L	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_1	4	Ю									
AB18	sys_nirq	0	1	Н	PU	7	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
AA18	gpio_0 sys_	0	IO I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
Y18	nrespwron sys_	0	Ю	L	PD	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	nreswarm	4	IO							1		Onen Drair
AB19	gpio_30 sys_boot0	0	ı	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	Open Drain LVCMOS
	gpio_2	4	IO	†	-	ľ			. 55		. 5, 1 5	2.0.000
AB20	sys_boot1	0	ı	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_3	4	Ю	<u> </u>	<u> </u>					†		
W18	sys_boot2	0	ı	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_4	4	Ю	<u> </u>						1		
AA19	sys_boot3	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_5	4	Ю	1	1			1				1



BALL LOCATION [1]	PIN NAME	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
V18	sys_boot4	0	1	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da t2	1	0									
	gpio_6	4	Ю									
Y19	sys_boot5	0	ı	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	mmc2_dir_da t3	1	0									
	gpio_7	4	Ю									
W19	sys_boot6	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_8	4	Ю									
AA20	sys_boot7	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/PD	LVCMOS
Y20	sys_boot8	0	I	Z	Z	0	VDDSHV	1.8V/3.3V	Yes	30	PU/PD	LVCMOS
E9	sys_clkout1	0	0	Н	PD	0/7 ⁽¹⁾	VDDSHV	1.8V/3.3V	Yes	30	PU/ PD	LVCMOS
	gpio_10	4	Ю									
E10	sys_clkout2	0	0	L	PD	7	VDDSHV	1.8V/3.3V	Yes	10	PU/ PD	LVCMOS
	gpio_186	4	Ю									
D13	jtag_ntrst	0	I	L	PD	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
E14	jtag_tck	0	I	L	PD	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
C12	jtag_rtck	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
A12	jtag_tms_tms c	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
B12	jtag_tdi	0	I	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
D12	jtag_tdo	0	0	L	Z	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
E13	jtag_emu0	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_11	4	Ю									
E12	jtag_emu1	0	Ю	Н	PU	0	VDDSHV	1.8V/3.3V	Yes	20	PU/ PD	LVCMOS
	gpio_31	4	Ю									
	etk_clk	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_ clkx	1	Ю									
	mmc3_clk	2	0	Ţ								
	hsusb1_stp	3	0									
	gpio_12	4	Ю									
G21	etk_ctl	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mmc3_cmd	2	Ю	Ţ								
	hsusb1_clk	3	0	<u> </u>								
	gpio_13	4	Ю	1								
	mm_fsusb1_r xdp	5	Ю									
G20	etk_d0	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_ simo	1	Ю									
	mmc3_dat4	2	Ю									
	hsusb1_ data0	3	Ю									
	gpio_14	4	Ю	Ī								
	mm_fsusb1_r	5	Ю	Ĭ								
F22	etk_d1	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_ somi	1	Ю]								
	hsusb1_ data1	3	Ю	1								
	gpio_15	4	IO	t								
	mm_fsusb1_t xse0		Ю	1								
F20	etk_d2	0	0	Н	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_cs0	1	Ю	†						[·		
		I		I	I		1	1	1	1	1	

⁽¹⁾ Mux0 if sys_boot6 is pulled down (clock master).



	1			2-2. Dai	т						1	
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	hsusb1_ data2	3	Ю									
	gpio_16	4	Ю									
	mm_fsusb1_t xdat	5	Ю									
G19	etk_d3	0	0	L	PU	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_clk	1	IO	ļ								
	mmc3_dat3	2	IO									
	hsusb1_ data7	3	Ю									
	gpio_17	4	IO									
E19	etk_d4	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_dr	1	I									
	mmc3_dat0	2	IO									
	hsusb1_ data4	3	Ю									
	gpio_18	4	IO									
F21	etk_d5	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_fsx	1	IO									
	mmc3_dat1	2	IO									
	hsusb1_ data5	3	Ю									
	gpio_19	4	IO									
F19	etk_d6	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcbsp5_dx	1	IO									
	mmc3_dat2	2	Ю									
	hsusb1_ data6	3	Ю									
	gpio_20	4	Ю									
E21	etk_d7	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_cs1	1	0									
	mmc3_dat7	2	Ю									
	hsusb1_ data3	3	Ю									
	gpio_21	4	Ю									
	mm_fsusb1_t xen_n	5	Ю									
D22	etk_d8	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mmc3_dat6	2	IO	Ĭ								
	hsusb1_dir	3	I	Ĭ								
	gpio_22	4	IO	Ĭ								
D21	etk_d9	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mmc3_dat5	2	Ю]								
	hsusb1_nxt	3	ı]								
	gpio_23	4	Ю	[
	mm_fsusb1_r xdm	5	Ю									
E22	etk_d10	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	uart1_rx	2	ı	1								
	hsusb2_clk	3	0]								
	gpio_24	4	IO									
E20	etk_d11	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	mcspi3_clk	1	Ю	I								
	hsusb2_stp	3	0									
	gpio_25	4	Ю	1								
	mm_fsusb2_r xdp	5	Ю							<u> </u>		
E18	etk_d12	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS



BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]			HYS [10]	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
	hsusb2_dir	3	I									
	gpio_26	4	IO									
D20	etk_d13	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_nxt	3	I									
	gpio_27	4	Ю	1								
	mm_fsusb2_r	5	IO	1								
	xdm											
D19	etk_d14	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_ data0	3	Ю									
	gpio_28	4	IO									
	mm_fsusb2_r xrcv	5	Ю									
D18	etk_d15	0	0	L	PD	4	VDDSHV	1.8V/3.3V	Yes	9, 25	PU/ PD	LVCMOS
	hsusb2_ data1	3	Ю									
	gpio_29	4	Ю	1								
	mm_fsusb2_t	5	Ю	1								
M2	ddr_padref	0	Α				VDDS	1.8V				
J8, J10, J12, J14, J16, K9, K11, K13, K15, L8, L10, L12, L14, M7, M9, M11, M13, M15, N8, N10, N12, N14, P7, P9, P11, P13, P15, R8, R10, R12, R14	VDD_CORE		PWR					1.2V				
L17	VDDS_SRA M_MPU	0	PWR					1.8V				
J6	VDDS_SRA M_CORE_B G	0	PWR					1.8V				
M17	CAP_VDD_S RAM_MPU	0	PWR					1.2V				
K6	CAP_VDD_S RAM_CORE	0	PWR					1.2V				
K17	VDDS_DPLL _MPU_USBH OST	0	PWR					1.8V				
F11	VDDS_DPLL _PER_CORE	0	PWR					1.8V				
F7	VDDA3P3V_ USBPHY	0	PWR					3.3V				
D7	VDDA1P8V_ USBPHY	0	PWR					1.8V				
E7	CAP_VDDA1 P2LDO_USB PHY	0	PWR					1.2V				



			1 4510			teristics		(9.) (00	madaj			
BALL LOCATION [1]	PIN NAME [2]	MODE [3]	TYPE [4]	BALL RESET STATE [5]	BALL RESET REL. STATE [6]	RESET REL. MODE [7]	POWER [8]	VOLTAGE [9]	HYS <u>[10]</u>	LOAD (pF) [11]	PULL U/D TYPE [12]	IO CELL [13]
A21, B1, E15, E17, F12, F14, F18, G10, G12, G13, G8, G17, H18, J17, L22, N16, P17, R16, P17, R16, T11, T13, T17, U8, U10, U12, U14, U16, U18, V7, V8, V17, AA22, AB11	VDDSHV	0	PWR					1.8V/3.3V				
F5, F16, G15, H5, K7, L6, L16, N1, N5, N6, P5, R6, T5, T7, T15, U6, AA1		0	PWR					1.8V				
L5	VREFSSTL	0	I					.5 * VDDS				
G9	VDDSOSC	0	PWR					1.8V				
A1, A11, A22, E6, E16, F6, F13, F15, F17, G5, G7, G11, G14, G16, G18, H6, H7, H8, H9, H10, H11, H12, H13, H14, H15, K16, L7, L9, L11, L13, L15, M1, M6, M22, N7, N9, N11, N15, N17, P6, P8, P10, P12, P14, P16, R5, R7, R9, R11, R13, R15, R17, T6, T8, T10, T12, T14, T16, T18, U5, U11, U13, U15, U17, V6, AB12, AB22		0	GND									
B10 D8, D9,	VSSOSC NC ⁽²⁾	0	GND									
D10, E8, F8, F9, F10, J7, G6												
V15	Reserved ⁽³⁾											
V16	Reserved ⁽³⁾											

^{(2) &}quot;NC" indicates "No Connect". For proper device operation, these pins *must be* left unconnected.

³⁾ For proper device operation, this pin **must be** pulled up via a $10k-\Omega$ resistor.



2.3 Multiplexing Characteristics

Table 2-3 provides descriptions of the AM3517/05 pin multiplexing on the ZCN and ZER packages.

Table 2-3. Multiplexing Characteristics

ZER	ZCN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	MODE 7
BALL NO	BALL NO	mode o	mode :	mode 2	IIIODE 0	MODE 4	mode o		mode i
E3	B21	sdrc_d0							
D3	A21	sdrc_d1							
C3	D20	sdrc_d2							
C2	C20	sdrc_d3							
F3	E19	sdrc_d3							
D2	D19	sdrc_d5							
C1	C19	sdrc_d6							
D1	B19	sdrc_d7							
G2	B18	sdrc_d8							
G2 G3	D17	sdrc_d9							
H3	C17								
пз G4		sdrc_d10							
H4	D16 C16	sdrc_d11 sdrc_d12							
G1 J3	B16 A16	sdrc_d13							
J3 J1		sdrc_d14						 	
л Т3	A15 A7	sdrc_d15 sdrc_d16				I	I	 	
U3	B7	sdrc_d17							
U4 V4	D7 E7	sdrc_d18							
V4 V1		sdrc_d19							
	C6	sdrc_d20							
V2	D6	sdrc_d21							
V5	B5	sdrc_d22							
V3	C5	sdrc_d23							
W3	B4	sdrc_d24							
W4	A3	sdrc_d25							
Y3 Y4	B3 C3	sdrc_d26							
		sdrc_d27							
AA2 AA3	C2	sdrc_d28							
AA4	D2 B1	sdrc_d29							
AB2	C1	sdrc_d30							
	A12	sdrc_d31							
L4 VE	C13	sdrc_ba0 sdrc_ba1							
K5 J5	D13	sdrc_ba1 sdrc_ba2							
M3	A11	sdrc_baz sdrc_a0							
M4	B11	sdrc_a0							
M5 N3	C11 D11	sdrc_a2 sdrc_a3							
N2	E11	sdrc_a3							
N4	A10	sdrc_a4						 	
	B10	sdrc_a6							
P2	C10	sdrc_a0							
P1	D10	sdrc_a8							
P4	E10	sdrc_a9							
R1	A9	sdrc_a3							
	B9	sdrc_a11							
R3	A8	sdrc_a11							
	B8	sdrc_a12 sdrc_a13							
T2	D8	sdrc_a13							
J4	E13	sdrc_ncs0							
υ Τ	L13	3010_11030						l .	<u> </u>



	Ī	T	ı			ics (contin		ī	ı
ZER	ZCN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	MODE 7
K4	A14	sdrc_ncs1							
L1	A13	sdrc_clk							
	B13	sdrc_nclk							
K3	D14	sdrc_cke0							sdrc_cke0_safe
K1	C14	sdrc_nras							
L3	E14	sdrc_ncas							
K2	B14	sdrc_nwe							
F4	C21	sdrc_dm0							
J2	B15	sdrc_dm1							
T4	E8	sdrc_dm2							
AB3	D1	sdrc_dm3							
E2	B20	sdrc_dqs0p							
H2	B17	sdrc_dqs1p							
U1	A6	sdrc_dqs2p							
Y1	A2	sdrc_dqs3p							
E1	A20	sdrc_dqs0n							
H1	A17	sdrc_dqs1n							
U2	B6	sdrc_dqs2n							
Y2	B2	sdrc_dqs3n							
T1	C8	sdrc_odt							
F2	A19	sdrc_strben0							
F1	A18	sdrc_strben_dly0							
W1	A5	sdrc_strben1							
W2	A4	sdrc_strben_dly1							
W5	E3	gpmc_a1				gpio_34			safe_mode
Y5	E2	gpmc_a2				gpio_35			safe_mode
AB4	E1	gpmc_a3				gpio_36			safe_mode
AA5	F7	gpmc_a4				gpio_37			safe_mode
AB5	F6	gpmc_a5				gpio_38			safe_mode
AB6	F4	gpmc_a6				gpio_39			safe_mode
AA6	F3	gpmc_a7				gpio_40			safe_mode
W6	F2	gpmc_a8				gpio_41			safe_mode
AB7	F1	gpmc_a9	sys_ndmareq2			gpio_42			safe_mode
Y6	G6	gpmc_a10	sys_ndmareq3			gpio_43			safe_mode
AA7	G5	gpmc_d0							
Y7	G4	gpmc_d1							
W7	G3	gpmc_d2							
AA9	G2	gpmc_d3							
Y8	G1	gpmc_d4							
AA8	H2	gpmc_d5							
AB8	H1	gpmc_d6							
W8	J5	gpmc_d7							
W10	J4	gpmc_d8				gpio_44			
AB9	J3	gpmc_d9				gpio_45			
AB10	J2	gpmc_d10				gpio_46			
W9	J1	gpmc_d11				gpio_47			
AA10	K4	gpmc_d12				gpio_48			
	КЗ	gpmc_d13				gpio_49			
V10	K2	gpmc_d14				gpio_50			
V9	K1	gpmc_d15				gpio_51			
Y10	L2	gpmc_ncs0							
Y11	L1	gpmc_ncs1				gpio_52			
Y12	M4	gpmc_ncs2		gpt9_pwm_evt		gpio_53	Ì	Ì	safe_mode
V12	M3	gpmc_ncs3	sys_ndmareq0	gpt10_pwm_evt		gpio_54			safe_mode
AA11	M2	gpmc_ncs4	sys_ndmareq1	<u> </u>	gpt9_pwm_evt	gpio_55			safe_mode
	M1	gpmc_ncs5	sys_ndmareq2		gpt10_pwm_evt	gpio_56			safe_mode
	[····	aho_11030	oyo_namareqz		Abrio-hamii-ear	ahio_00			Salo_IIIOG6



	7011	ı	ie 2-3. Mult		1	· ·	·	l.,,,,,	
ZER	ZCN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	MODE 7
AA12	N5	gpmc_ncs6	sys_ndmareq3		gpt11_pwm_evt	gpio_57			safe_mode
V11	N4	gpmc_ncs7	gpmc_io_dir		gpt8_pwm_evt	gpio_58			safe_mode
AB13	N1 R1	gpmc_clk				gpio_59			
AA14 AB14	R2	gpmc_nadv_ale							
AA15	R3	gpmc_noe							
W11	R4	gpmc_nwe gpmc_nbe0_cle				gpio_60			
Y15	T1	gpmc_nbe1				gpio_60 gpio_61			safe_mode
W14	T2	gpmc_nwp				gpio_62			saie_mode
V13	T3	gpmc_wait0				gp10_02			
AA16	T4	gpmc_wait1	uart4_tx			gpio_63			safe_mode
Y14	T5	gpmc_wait2	uart4_rx			gpio_64			safe_mode
V14	U1	gpmc_wait3	sys_ndmareq1	uart3_cts_rctx		gpio_65			safe_mode
B22	AE23	dss_pclk	oyo_nama.oq.	ua.ro_oro_rosr		gpio_66	hw_dbg12		safe_mode
B21	AD22	dss_hsync				gpio_67	hw_dbg13		safe_mode
B20	AD23	dss_vsync				gpio_68	9		safe_mode
B19	AE24	dss_acbias				gpio_69			safe_mode
A20	AD24	dss_data0		uart1_cts		gpio_70			safe_mode
A19	AD25	dss_data1		uart1_rts		gpio_71			safe_mode
A18	AC23	dss_data2				gpio_72			safe mode
B18	AC24	dss_data3				gpio_73			safe_mode
A17	AC25	dss data4		uart3_rx_irrx		gpio_74			safe_mode
C18	AB24	dss_data5		uart3_tx_irtx		gpio_75			safe_mode
D17	AB25	dss_data6		uart1_tx		gpio_76	hw_dbg14		safe_mode
B16	AA23	dss_data7		uart1_rx		gpio_77	hw_dbg15		safe_mode
B17	AA24	dss_data8				gpio_78	hw_dbg16		safe_mode
C17	AA25	dss_data9				gpio_79	hw_dbg17		safe_mode
C16	Y22	dss_data10				gpio_80			safe_mode
D16	Y23	dss_data11				gpio_81			safe_mode
D14	Y24	dss_data12				gpio_82			safe_mode
A16	Y25	dss_data13				gpio_83			safe_mode
D15	W21	dss_data14				gpio_84			safe_mode
B15	W22	dss_data15				gpio_85			safe_mode
A15	W23	dss_data16				gpio_86			safe_mode
A14	W24	dss_data17				gpio_87			safe_mode
C13	W25	dss_data18		mcspi3_clk	dss_data4	gpio_88			safe_mode
C15	V24	dss_data19		mcspi3_simo	dss_data3	gpio_89			safe_mode
A13	V25	dss_data20		mcspi3_somi	dss_data2	gpio_90			safe_mode
B13	U21	dss_data21		mcspi3_cs0	dss_data1	gpio_91			safe_mode
C14	U22	dss_data22		mcspi3_cs1	dss_data0	gpio_92			safe_mode
B14	U23	dss_data23			dss_data5	gpio_93			safe_mode
NA	K20	tv_vfb1							
NA	K21	tv_out1							
NA	H23	tv_vfb2							
NA	H24	tv_out2							
NA	H20	tv_vref							
AB21	AD2	ccdc_pclk				gpio_94	hw_dbg0		safe_mode
AA21	AD1	ccdc_field	ccdc_data8	uart4_tx	i2c3_scl	gpio_95	hw_dbg1		safe_mode
Y21	AE2	ccdc_hd		uart4_rts		gpio_96			safe_mode
Y22	AD3	ccdc_vd		uart4_cts		gpio_97	hw_dbg2		safe_mode
W21	AE3	ccdc_wen	ccdc_data9	uart4_rx		gpio_98	hw_dbg3		safe_mode
W22	AD4	ccdc_data0			i2c3_sda	gpio_99			safe_mode
W20	AE4	ccdc_data1				gpio_100			safe_mode
V21	AC5	ccdc_data2				gpio_101	hw_dbg4		safe_mode
V19	AD5	ccdc_data3				gpio_102	hw_dbg5		safe_mode
V22	AE5	ccdc_data4				gpio_103	hw_dbg6		safe_mode

Submit Documentation Feedback
Product Folder Link(s): AM3517 AM3505



		Tab	ie 2-3. Muli	ipiexing C	naracterist	ics (contin	ueu)		
ZER	ZCN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	MODE 7
U20	Y6	ccdc_data5				gpio_104	hw_dbg7		safe_mode
V20	AB6	ccdc_data6				gpio_105			safe_mode
U19	AC6	ccdc_data7				gpio_106			safe_mode
U21	AE6	rmii_mdio_data	ccdc_data8			gpio_107			safe_mode
U22	AD6	rmii_mdio_clk	ccdc_data9			gpio_108			safe_mode
T19	Y7	rmii_rxd0	ccdc_data10			gpio_109	hw_dbg8		safe_mode
T20	AA7	rmii_rxd1	ccdc_data11			gpio_110	hw_dbg9		safe_mode
T21	AB7	rmii_crs_dv	ccdc_data12			gpio_111			safe_mode
R22	AC7	rmii_rxer	ccdc_data13			gpio_167	hw_dbg10		safe_mode
T22	AD7	rmii_txd0	ccdc_data14			gpio_126	hw_dbg11		safe_mode
R20	AE7	rmii_txd1	ccdc_data15			gpio_112			safe_mode
R19	AD8	rmii_txen				gpio_113			safe_mode
R21	AE8	rmii_50mhz_clk				gpio_114			safe_mode
E5	D25	mcbsp2_fsx				gpio_116			safe_mode
D5	C25	mcbsp2_clkx				gpio_117			safe_mode
C5	B25	mcbsp2_dr				gpio_118			safe_mode
E4	D24	mcbsp2_dx				gpio_119			safe_mode
P22	AA9	mmc1_clk				gpio_120			safe_mode
N21	AB9	mmc1_cmd				gpio_121			safe_mode
P21	AC9	mmc1_dat0	mcspi2_clk			gpio_122			safe_mode
N20	AD9	mmc1_dat1	mcspi2_simo			gpio_123			safe_mode
P19	AE9	mmc1_dat2	mcspi2_somi			gpio_124			safe_mode
P20	AA10	mmc1_dat3	mcspi2_cs0			gpio_125			safe_mode
N22	AB10	mmc1_dat4	,			gpio_126			safe_mode
N19	AC10	mmc1_dat5				gpio_127			safe_mode
N18	AD10	mmc1_dat6				gpio_128			safe_mode
P18	AE10	mmc1_dat7				gpio_129			safe_mode
M21	AD11	mmc2_clk	mcspi3_clk	uart4_cts		gpio_130			safe_mode
M20	AE11	mmc2_cmd	mcspi3_simo	uart4_rts		gpio_131			safe_mode
K20	AB12	mmc2_dat0	mcspi3_somi	uart4_tx		gpio_132			safe_mode
L19	AC12	mmc2_dat1	. –	uart4_rx		gpio_133			safe_mode
M18	AD12	mmc2_dat2	mcspi3_cs1	_		gpio_134			safe_mode
K21	AE12	mmc2_dat3	mcspi3_cs0			gpio_135			safe mode
L18	AB13	mmc2_dat4	mmc2_dir_dat0		mmc3_dat0	gpio_136			safe_mode
L20	AC13	mmc2_dat5	mmc2_dir_dat1		mmc3_dat1	gpio_137		mm_fsusb3_rxdp	safe_mode
L21	AD13	mmc2_dat6	mmc2_dir_cmd		mmc3_dat2	gpio_138			safe_mode
M19	AE13	mmc2_dat7	mmc2_clkin		mmc3_dat3	gpio_139		mm_fsusb3_rxdm	
C4	B24	mcbsp3_dx	uart2_cts			gpio_140			safe_mode
B4	C24	mcbsp3_dr	uart2_rts			gpio_141			safe_mode
D4	A24	mcbsp3_clkx	uart2_tx			gpio_142	Ì		safe_mode
A4	C23	mcbsp3_fsx	uart2_rx			gpio_143			safe_mode
A5	F20	uart2_cts	mcbsp3_dx	gpt9_pwm_evt		gpio_144			safe_mode
B5	F19	uart2_rts	mcbsp3_dr	gpt10_pwm_evt		gpio_145			safe_mode
D6	E24	uart2_tx	mcbsp3_clkx	gpt11_pwm_evt		gpio_146			safe_mode
C6	E23	uart2_rx	mcbsp3_fsx	gpt8_pwm_evt		gpio_147			safe_mode
C22	AA19	uart1_tx		<u> </u>		gpio_148			safe_mode
C21	Y19	uart1_rts				gpio_149			safe_mode
C19	Y20	uart1_cts				gpio_150			safe_mode
C20	W20	uart1_rx		mcbsp1_clkr	mcspi4_clk	gpio_151			safe_mode
A3	B23	mcbsp4_clkx				gpio_152		mm_fsusb3_txse	safe mode
						35.002		0	
В3	A23	mcbsp4_dr				gpio_153		mm_fsusb3_rxrcv	safe_mode
A2	B22	mcbsp4_dx				gpio_154		mm_fsusb3_txdat	safe_mode
B2	A22	mcbsp4_fsx				gpio_155		mm_fsusb3_txen _n	safe_mode
B11	R25	mcbsp1_clkr	mcspi4_clk			gpio_156			safe_mode
D11	P21	mcbsp1_fsr				gpio_157			safe_mode
_	_	_	_	_	_	_	_	_	_



ZER	ZCN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	MODE 7
C10	P22	mcbsp1_dx	mcspi4_simo	mcbsp3_dx		gpio_158			safe_mode
C9	P23	mcbsp1_dr	mcspi4_somi	mcbsp3_dr		gpio_159			safe_mode
E11	P25	mcbsp_clks		·		gpio_160	uart1_cts		safe_mode
C11	P24	mcbsp1_fsx	mcspi4_cs0	mcbsp3_fsx		gpio_161			safe_mode
C8	N24	mcbsp1_clkx		mcbsp3_clkx		gpio_162			safe_mode
W15	N2	uart3_cts_rctx		·		gpio_163			safe_mode
W13	N3	uart3_rts_sd				gpio_164			safe_mode
AA13	P1	uart3_rx_irrx				gpio_165			safe_mode
Y13	P2	uart3_tx_irtx				gpio_166			
A6	F25	usb0_dp ⁽¹⁾	uart3_tx_irtx						
B6	F24	usb0_dm ⁽¹⁾	uart3_rx_irrx						
C7	G24	usb0_vbus							
B7	G25	usb0_id							
A7	E25	usb0_drvvbus		uart3_tx_irtx		gpio_125			safe_mode
AB15	V2	hecc1_txd		uart3_rx_irrx		gpio_130			safe_mode
AB16	V3	hecc1_rxd		uart3_rts_sd		gpio_131			safe_mode
AA17	V4	i2c1_scl							
AB17	V5	i2c1_sda							
Y17	W1	i2c2_scl				gpio_168			safe_mode
Y16	W2	i2c2_sda				gpio_183			safe_mode
W16	W4	i2c3_scl				gpio_184			safe_mode
W17	W5	i2c3_sda				gpio_185			safe_mode
B9	L25	hdq_sio	sys_altclk	i2c2_sccbe	i2c3_sccbe	gpio_170			safe_mode
K22	AE14	mcspi1_clk	mmc2_dat4			gpio_171			safe_mode
K19	AD15	mcspi1_simo	mmc2_dat5			gpio_172			safe_mode
J18	AC15	mcspi1_somi	mmc2_dat6			gpio_173			safe_mode
K18	AB15	mcspi1_cs0	mmc2_dat7			gpio_174			safe_mode
J20	AD14	mcspi1_cs1			mmc3_cmd	gpio_175			safe_mode
J19	AE15	mcspi1_cs2			mmc3_clk	gpio_176			safe_mode
J21	AE16	mcspi1_cs3			hsusb2_data2	gpio_177	mm_fsusb2_txdat		safe_mode
J22	AD16	mcspi2_clk			hsusb2_data7	gpio_178			safe_mode
H20	AC16	mcspi2_simo	gpt9_pwm_evt		hsusb2_data4	gpio_179			safe_mode
H22	AB16	mcspi2_somi	gpt10_pwm_evt		hsusb2_data5	gpio_180			safe_mode
H21	AA16	mcspi2_cs0	gpt11_pwm_evt		hsusb2_data6	gpio_181			safe_mode
H19	AE17	mcspi2_cs1	gpt8_pwm_evt		hsusb2_data3	gpio_182	mm_fsusb2_txen _n		safe_mode
AB18	Y1	sys_nirq				gpio_0			safe_mode
E10	M25	sys_clkout2				gpio_186			safe_mode
G22	AD17	etk_clk	mcbsp5_clkx	mmc3_clk	hsusb1_stp	gpio_12			hw_dbg0
G21	AE18	etk_ctl		mmc3_cmd	hsusb1_clk	gpio_13	mm_fsusb1_rxdp		hw_dbg1
G20	AD18	etk_d0	mcspi3_simo	mmc3_dat4	hsusb1_data0	gpio_14	mm_fsusb1_rxrcv		hw_dbg2
F22	AC18	etk_d1	mcspi3_somi		hsusb1_data1	gpio_15	mm_fsusb1_txse 0		hw_dbg3
F20	AB18	etk_d2	mcspi3_cs0		hsusb1_data2	gpio_16	mm_fsusb1_txdat		hw_dbg4
G19	AA18	etk_d3	mcspi3_clk	mmc3_dat3	hsusb1_data7	gpio_17			hw_dbg5
E19	Y18	etk_d4	mcbsp5_dr	mmc3_dat0	hsusb1_data4	gpio_18			hw_dbg6
F21	AE19	etk_d5	mcbsp5_fsx	mmc3_dat1	hsusb1_data5	gpio_19			hw_dbg7
F19	AD19	etk_d6	mcbsp5_dx	mmc3_dat2	hsusb1_data6	gpio_20			hw_dbg8
E21	AB19	etk_d7	mcspi3_cs1	mmc3_dat7	hsusb1_data3	gpio_21	mm_fsusb1_txen _n		hw_dbg9
D22	AE20	etk_d8		mmc3_dat6	hsusb1_dir	gpio_22			hw_dbg10
D21	AD20	etk_d9		mmc3_dat5	hsusb1_nxt	gpio_22	mm_fsusb1_rxdm		hw_dbg11
E22	AC20	etk_d10		uart1_rx	hsusb2_clk	gpio_23 gpio_24			hw_dbg11
E20	AB20	etk_d11	mcspi3_clk		hsusb2_stp	gpio_25	mm_fsusb2_rxdp		hw_dbg13
E18	AE21	etk_d12	opio_oiit		hsusb2_dir	gpio_26			hw_dbg14
D20	AD21	etk_d13			hsusb2_uii	gpio_27	mm_fsusb2_rxdm		hw_dbg15
		5th_010				9PIO_£1	susbz_ixulli		00910

⁽¹⁾ This mux selection is controlled by CONTROL_DEVCONF2 register.



	1	T	710 Z 0. War	·		· ·		1	ı
ZER	ZCN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	MODE 7
D19	AC21	etk_d14			hsusb2_data0	gpio_28	mm_fsusb2_rxrcv	1	hw_dbg16
D18	AE22	etk_d15			hsusb2_data1	gpio_29	mm_fsusb2_txse 0		hw_dbg17
A8	K24	sys_32k							
A10	K25	sys_xtalin							
A9	H25	sys_xtalout							
B8	M24	sys_clkreq				gpio_1			
AA18	Y2	sys_nrespwron							
Y18	Y3	sys_nreswarm				gpio_30			
AB19	Y4	sys_boot0				gpio_2			
AB20	AA1	sys_boot1				gpio_3			
W18	AA2	sys_boot2				gpio_4			
AA19	AA3	sys_boot3				gpio_5			
V18	AB1	sys_boot4	mmc2_dir_dat2			gpio_6			
Y19	AB2	sys_boot5	mmc2_dir_dat3			gpio_7			
W19	AC1	sys_boot6				gpio_8			
AA20	AC2	sys_boot7							
Y20	AC3	sys_boot8							
E9	N25	sys_clkout1				gpio_10			safe_mode
D13	U24	jtag_ntrst							
E14	U25	jtag_tck							
C12	T21	jtag_rtck							
A12	T22	jtag_tms_tmsc							
B12	T23	jtag_tdi							
D12	T24	jtag_tdo							
E13	T25	jtag_emu0				gpio_11			
E12	R24	jtag_emu1				gpio_31			
M2	B12	ddr_padref							



2.4 Signal Description

Many signals are available on multiple pins according to the software configuration of the pin multiplexing options.

- 1. SIGNAL NAME: The signal name
- 2. **DESCRIPTION:** Description of the signal
- 3. **TYPE:** Type = Ball type for this specific function:
 - I = Input
 - O = Output
 - Z = High-impedance
 - D = Open Drain
 - DS = Differential
 - A = Analog
- 4. BALL: Associated ball location
- 5. **SUBSYSTEM PIN MULTIPLEXING:** Contains a list of the pin multiplexing options at the module/subsystem level. The pin function is selected at the module/system level.

Note: The Subsystem Multiplexing Signals are not described in Table 2-1 through Table 2-2.

2.4.1 External Memory Interfaces

Table 2-4. External Memory Interfaces - GPMC Signals Description

SIGNAL NAME[1]	DESCRIPTION[2]	TYPE[3]	ZCN BALL[4]	ZER BALL[4]	SUBSYSTEM PIN MULTIPLEXING [5]
gpmc_a1	GPMC Address bit 1	0	E3/G5	W5/AA7	gpmc_a17
gpmc_a2	GPMC Address bit 2	0	E2/G4	Y5/Y7	gpmc_a18
gpmc_a3	GPMC Address bit 3	0	E1/G3	AB4/W7	gpmc_a19
gpmc_a4	GPMC Address bit 4	0	F7/G2	AA5/AA9	gpmc_a20
gpmc_a5	GPMC Address bit 5	0	F6/G1	AB5/Y8	gpmc_a21
gpmc_a6	GPMC Address bit 6	0	F4/H2	AB6/AA8	gpmc_a22
gpmc_a7	GPMC Address bit 7	0	F3/H1	AA6/AB8	gpmc_a23
gpmc_a8	GPMC Address bit 8	0	F2/J5	W6/W8	gpmc_a24
gpmc_a9	GPMC Address bit 9	0	F1/J4	AB7/W10	gpmc_a25
gpmc_a10	GPMC Address bit 10	0	G6/J3	Y6/AB9	gpmc_a26
gpmc_a11	GPMC Address bit 11 multiplexed on gpmc_d10	0	J2	AB10	
gpmc_a12	GPMC Address bit12 multiplexed on gpmc_d11	0	J1	W9	
gpmc_a13	GPMC Address bit13 multiplexed on gpmc_d12	0	K4	AA10	
gpmc_a14	GPMC Address bit 14multiplexed on gpmc_d13	0	К3	Y9	
gpmc_a15	GPMC Address bit15 multiplexed on gpmc_d14	0	K2	V10	
gpmc_a16	GPMC Address bit16 multiplexed on gpmc_d15	0	K1	V9	
gpmc_a17	GPMC Address bit17 multiplexed on gpmc_a1	0	E3	W5	



Table 2-4. External Memory Interfaces - GPMC Signals Description (continued)

Tu	DIC 2 4. EXICITION	mery interruces	s - GPMC Signals Description (continued)					
SIGNAL NAME[1]	DESCRIPTION[2]	TYPE[3]	ZCN BALL[4]	ZER BALL[4]	SUBSYSTEM PIN MULTIPLEXING [5]			
gpmc_a18	GPMC Address bit18 multiplexed on gpmc_a2	0	E2	Y5				
gpmc_a19	GPMC Address bit19 multiplexed on gpmc_a3	0	E1	AB4				
gpmc_a20	GPMC Address bit20 multiplexed on gpmc_a4	0	F7	AA5				
gpmc_a21	GPMC Address bit21 multiplexed on gpmc_a5	0	F6	AB5				
gpmc_a22	GPMC Address bit22 multiplexed on gpmc_a6	0	F4	AB6				
gpmc_a23	GPMC Address bit23 multiplexed on gpmc_a7	0	F3	AA6				
gpmc_a24	GPMC Address bit24 multiplexed on gpmc_a8	0	F2	W6				
gpmc_a25	GPMC Address bit25 multiplexed on gpmc_a9	0	F1	AB7				
gpmc_a26	GPMC Address bit26 multiplexed on gpmc_a10	0	G6	Y6				
gpmc_d0	GPMC Data bit 0	Ю	G5	AA7	gpmc_a1/gpmc_d0			
gpmc_d1	GPMC Data bit 1	Ю	G4	Y7	gpmc_a2/gpmc_d1			
gpmc_d2	GPMC Data bit 2	Ю	G3	W7	gpmc_a3/gpmc_d2			
gpmc_d3	GPMC Data bit 3	Ю	G2	AA9	gpmc_a4/gpmc_d3			
gpmc_d4	GPMC Data bit 4	Ю	G1	Y8	gpmc_a5/gpmc_d4			
gpmc_d5	GPMC Data bit 5	Ю	H2	AA8	gpmc_a6/gpmc_d5			
gpmc_d6	GPMC Data bit 6	Ю	H1	AB8	gpmc_a7/gpmc_d6			
gpmc_d7	GPMC Data bit 7	Ю	J5	W8	gpmc_a8/gpmc_d7			
gpmc_d8	GPMC Data bit 8	Ю	J4	W10	gpmc_a9/gpmc_d8			
gpmc_d9	GPMC Data bit 9	Ю	J3	AB9	gpmc_a10/gpmc_d9			
gpmc_d10	GPMC Data bit 10	Ю	J2	AB10	gpmc_a11/gpmc_d10			
gpmc_d11	GPMC Data bit 11	Ю	J1	W9	gpmc_a12/gpmc_d11			
gpmc_d12	GPMC Data bit 12	Ю	K4	AA10	gpmc_a13/gpmc_d12			
gpmc_d13	GPMC Data bit 13	Ю	K3	Y9	gpmc_a14/gpmc_d13			
gpmc_d14	GPMC Data bit 14	Ю	K2	V10	gpmc_a15/gpmc_d14			
gpmc_d15	GPMC Data bit 15	Ю	K1	V9	gpmc_a16/gpmc_d15			
gpmc_ncs0	GPMC Chip Select 0	0	L2	Y10				
gpmc_ncs1	GPMC Chip Select 1	0	L1	Y11				
gpmc_ncs2	GPMC Chip Select 2	0	M4	Y12				
gpmc_ncs3	GPMC Chip Select 3	0	M3	V12				
gpmc_ncs4	GPMC Chip Select 4	0	M2	AA11				
gpmc_ncs5	GPMC Chip Select 5	0	M1	W12				
gpmc_ncs6	GPMC Chip Select 6	0	N5	AA12				
gpmc_ncs7	GPMC Chip Select 7	0	N4	V11				
gpmc_clk	GPMC clock	0	N1	AB13				



Table 2-4. External Memory Interfaces - GPMC Signals Description (continued)

SIGNAL NAME[1]	DESCRIPTION[2]	TYPE[3]	ZCN BALL[4]	ZER BALL[4]	SUBSYSTEM PIN MULTIPLEXING [5]
gpmc_nadv_ale	Address Valid or Address Latch Enable	0	R1	AA14	
gpmc_noe	Output Enable	0	R2	AB14	
gpmc_nwe	Write Enable	0	R3	AA15	
gpmc_nbe0_cle	Lower Byte Enable. Also used for Command Latch Enable	0	R4	W11	
gpmc_nbe1	Upper Byte Enable	0	T1	Y15	
gpmc_nwp	Flash Write Protect	0	T2	W14	
gpmc_wait0	External indication of wait	I	Т3	V13	
gpmc_wait1	External indication of wait	I	T4	AA16	
gpmc_wait2	External indication of wait	1	T5	Y14	
gpmc_wait3	External indication of wait	1	U1	V14	

Table 2-5. External Memory Interfaces - SDRC Signals Description

SIGNAL NAME[1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
sdrc_d0	SDRAM data bit 0	IO	B21	E3
sdrc_d1	SDRAM data bit 1	IO	A21	D3
sdrc_d2	SDRAM data bit2	IO	D20	C3
sdrc_d3	SDRAM data bit 3	IO	C20	C2
sdrc_d4	SDRAM data bit 4	IO	E19	F3
sdrc_d5	SDRAM data bit 5	IO	D19	D2
sdrc_d6	SDRAM data bit 6	IO	C19	C1
sdrc_d7	SDRAM data bit 7	IO	B19	D1
sdrc_d8	SDRAM data bit 8	IO	B18	G2
sdrc_d9	SDRAM data bit 9	IO	D17	G3
sdrc_d10	SDRAM data bit 10	IO	C17	H3
sdrc_d11	SDRAM data bit 11	IO	D16	G4
sdrc_d12	SDRAM data bit 12	IO	C16	H4
sdrc_d13	SDRAM data bit 13	IO	B16	G1
sdrc_d14	SDRAM data bit 14	IO	A16	J3
sdrc_d15	SDRAM data bit 15	IO	A15	J1
sdrc_d16	SDRAM data bit 16	IO	A7	Т3
sdrc_d17	SDRAM data bit 17	IO	B7	U3
sdrc_d18	SDRAM data bit 18	IO	D7	U4
sdrc_d19	SDRAM data bit 19	IO	E7	V4
sdrc_d20	SDRAM data bit 20	IO	C6	V1
sdrc_d21	SDRAM data bit 21	IO	D6	V2
sdrc_d22	SDRAM data bit 22	IO	B5	V5
sdrc_d23	SDRAM data bit 23	IO	C5	V3
sdrc_d24	SDRAM data bit 24	IO	B4	W3
sdrc_d25	SDRAM data bit 25	IO	A3	W4
sdrc_d26	SDRAM data bit 26	Ю	B3	Y3



Table 2-5. External Memory Interfaces - SDRC Signals Description (continued)

SIGNAL NAME[1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
sdrc d27	SDRAM data bit 27	10	C3	Y4
sdrc_d28	SDRAM data bit 28	IO	C2	AA2
sdrc_d29	SDRAM data bit 29	IO	D2	AA3
sdrc_d20	SDRAM data bit 30	10	B1	AA4
sdrc_d31	SDRAM data bit 31	10	C1	AB2
sdrc_ba0	SDRAM bank select 0	0	A12	L4
sdrc_ba1	SDRAM bank select 1	0	C13	K5
sdrc_ba2	SDRAM bank select 2	0	D13	J5
sdrc_a0	SDRAM address bit 0	0	A11	M3
sdrc_a1	SDRAM address bit 1	0	B11	M4
sdrc_a2	SDRAM address bit 2	0	C11	M5
sdrc_a3	SDRAM address bit 3	0	D11	N3
sdrc_a4	SDRAM address bit 4	0	E11	N2
sdrc_a5	SDRAM address bit 5	0	A10	N4
sdrc_a6	SDRAM address bit 6	0	B10	P3
sdrc_a7	SDRAM address bit 7	0	C10	P2
sdrc_a8	SDRAM address bit 8	0	D10	P1
sdrc_a9	SDRAM address bit 9	0	E10	P4
sdrc_a10	SDRAM address bit 10	0	A9	R1
sdrc_a11	SDRAM address bit 11	0	B9	R2
sdrc_a12	SDRAM address bit 12	0	A8	R3
sdrc_a13	SDRAM address bit 13	0	B8	R4
sdrc_a14	SDRAM address bit 14	0	D8	T2
sdrc_ncs0	Chip select 0	0	E13	J4
sdrc_ncs1	Chip select 1	0	A14	K4
sdrc_clk	Clock	0	A13	L1
sdrc_nclk	Clock Invert	0	B13	L2
sdrc_cke0	Clock Enable 0	0	D14	K3
sdrc_nras	SDRAM Row Access	0	C14	K1
sdrc_ncas	SDRAM column address strobe	0	E14	L3
sdrc_nwe	SDRAM write enable	0	B14	K2
sdrc_dm0	Data Mask 0	0	C21	F4
sdrc_dm1	Data Mask 1	0	B15	J2
sdrc_dm2	Data Mask 2	0	E8	T4
sdrc_dm3	Data Mask 3	0	D1	AB3
sdrc_strben0	PCB layout trace loop 0 pin 0	А	A19	F2
sdrc_strben_dly0	PCB layout trace loop 0 pin 1	А	A18	F1
sdrc_strben1	PCB layout trace loop 1 pin 0	А	A5	W1
sdrc_strben_dly1	PCB layout trace loop 1 pin 1	А	A4	W2
sdrc_odt	On-die termination output for sdrc_ncs0 only	0	C8	T1
sdrc_dqs0p	Data Strobe 0	Ю	B20	E2
sdrc_dqs0n	Data Strobe 0	Ю	A20	E1
sdrc_dqs1p	Data Strobe 1	Ю	B17	H2



Table 2-5. External Memory Interfaces - SDRC Signals Description (continued)

SIGNAL NAME[1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
sdrc_dqs1n	Data Strobe 1	Ю	A17	H1
sdrc_dqs2p	Data Strobe 2	IO	A6	U1
sdrc_dqs2n	Data Strobe 2	IO	B6	U2
sdrc_dqs3p	Data Strobe 3	IO	A2	Y1
sdrc_dqs3n	Data Strobe 3	IO	B2	Y2
ddr_padref	Impedance control for DDR2 output. This pin must be connected to ground via a 50-ohm (± 2%) resistor.	A	B12	M2
VREFSSTL	VREFSSTL is .5 * VDDS = 0.9V for DDR data PHY0 reference voltage input	Ю	F14	L5

2.4.2 Video Interfaces

Table 2-6. Video Interfaces - CCDC Signals Description

SIGNAL NAME[1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]	SYSTEM MUX MODE ⁽¹⁾
ccdc_pclk	CCDC pixel clock	Ю	AD2	AB21	mode0
ccdc_field	CCDC field ID signal	Ю	AD1	AA21	mode0
ccdc_hd	CCDC horizontal sync	Ю	AE2	Y21	mode0
ccdc_vd	CCDC vertical sync	Ю	AD3	Y22	mode0
ccdc_wen	CCDC write enable	1	AE3	W21	mode0
ccdc_data0	CCDC data bit 0	I	AD4	W22	mode0
ccdc_data1	CCDC data bit 1	I	AE4	W20	mode0
ccdc_data2	CCDC data bit 2	I	AC5	V21	mode0
ccdc_data3	CCDC data bit 3	I	AD5	V19	mode0
ccdc_data4	CCDC data bit 4	1	AE5	V22	mode0
ccdc_data5	CCDC data bit 5	I	Y6	U20	mode0
ccdc_data6	CCDC data bit 6	I	AB6	V20	mode0
ccdc_data7	CCDC data bit 7	1	AC6	U19	mode0
ccdc_data8	CCDC data bit 8	I	AE6	U21	mode1
ccdc_data9	CCDC data bit 9	I	AD6	U22	mode1
ccdc_data10	CCDC data bit 10	I	Y7	T19	mode1
ccdc_data11	CCDC data bit 11	I	AA7	T20	mode1
ccdc_data12	CCDC data bit 12	1	AB7	T21	mode1
ccdc_data13	CCDC data bit 13	1	AC7	R22	mode1
ccdc_data14	CCDC data bit 14	1	AD7	T22	mode1
ccdc_data15	CCDC data bit 15	I	AE7	R20	mode1

⁽¹⁾ See Multiplexing Characteristics table for more information.

Table 2-7. Video Interfaces - DSS Signals Description

SIGNAL NAME[1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
dss_pclk	LCD Pixel Clock	0	AE23	B22
dss_hsync	LCD Horizontal Synchronization	0	AD22	B21
dss_vsync	LCD Vertical Synchronization	0	AD23	B20



Table 2-7. Video Interfaces - DSS Signals Description (continued)

SIGNAL NAME[1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
dss_acbias	AC bias control (STN) or pixel data enable (TFT) output	0	AE24	B19
dss_data0	LCD Pixel Data bit 0	Ю	AD24	A20
dss_data1	LCD Pixel Data bit 1	IO	AD25	A19
dss_data2	LCD Pixel Data bit 2	IO	AC23	A18
dss_data3	LCD Pixel Data bit 3	IO	AC24	B18
dss_data4	LCD Pixel Data bit 4	Ю	AC25	A17
dss_data5	LCD Pixel Data bit 5	Ю	AB24	C18
dss_data6	LCD Pixel Data bit 6	Ю	AB25	D17
dss_data7	LCD Pixel Data bit 7	Ю	AA23	B16
dss_data8	LCD Pixel Data bit 8	Ю	AA24	B17
dss_data9	LCD Pixel Data bit 9	Ю	AA25	C17
dss_data10	LCD Pixel Data bit 10	Ю	Y22	C16
dss_data11	LCD Pixel Data bit 11	Ю	Y23	D16
dss_data12	LCD Pixel Data bit 12	Ю	Y24	D14
dss_data13	LCD Pixel Data bit 13	Ю	Y25	A16
dss_data14	LCD Pixel Data bit 14	Ю	W21	D15
dss_data15	LCD Pixel Data bit 15	Ю	W22	B15
dss_data16	LCD Pixel Data bit 16	Ю	W23	A15
dss_data17	LCD Pixel Data bit 17	Ю	W24	A14
dss_data18	LCD Pixel Data bit 18	Ю	W25	C13
dss_data19	LCD Pixel Data bit 19	Ю	V24	C15
dss_data20	LCD Pixel Data bit 20	0	V25	A13
dss_data21	LCD Pixel Data bit 21	0	U21	B13
dss_data22	LCD Pixel Data bit 22	0	U22	C14
dss_data23	LCD Pixel Data bit 23	0	U23	B14

Table 2-8. Video Interfaces – RFBI Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]	SUBSYSTEM PIN MULTIPLEXING [5]
rfbi_a0	RFBI command/data control	0	AE24	B19	dss_acbias
rfbi_cs0	1st LCD chip select	0	AD22	B21	dss_hsync
rfbi_da0	RFBI data bus 0	IO	AD24	A20	dss_data0
rfbi_da1	RFBI data bus 1	IO	AD25	A19	dss_data1
rfbi_da2	RFBI data bus 2	Ю	AC23	A18	dss_data2
rfbi_da3	RFBI data bus 3	Ю	AC24	B18	dss_data3
rfbi_da4	RFBI data bus 4	Ю	AC25	A17	dss_data4
rfbi_da5	RFBI data bus 5	Ю	AB24	C18	dss_data5
rfbi_da6	RFBI data bus 6	Ю	AB25	D17	dss_data6
rfbi_da7	RFBI data bus 7	Ю	AA23	B16	dss_data7
rfbi_da8	RFBI data bus 8	Ю	AA24	B17	dss_data8
rfbi_da9	RFBI data bus 9	Ю	AA25	C17	dss_data9
rfbi_da10	RFBI data bus 10	Ю	Y22	C16	dss_data10
rfbi_da11	RFBI data bus 11	Ю	Y23	D16	dss_data11
rfbi_da12	RFBI data bus 12	Ю	Y24	D14	dss_data12
rfbi_da13	RFBI data bus 13	Ю	Y25	A16	dss_data13



Table 2-8. Video Interfaces – RFBI Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]	SUBSYSTEM PIN MULTIPLEXING [5]
rfbi_da14	RFBI data bus 14	Ю	W21	D15	dss_data14
rfbi_da15	RFBI data bus 15	Ю	W22	B15	dss_data15
rfbi_rd	Read enable for RFBI	0	AE23	B22	dss_pclk
rfbi_wr	Write Enable for RFBI	0	AD23	B20	dss_vsync
rfbi_te_vsync0	tearing effect removal and Vsync input from 1st LCD	I	W23	A15	dss_data16
rfbi_hsync0	Hsync for 1st LCD	1	W24	A14	dss_data17
rfbi_te_vsync1	tearing effect removal and Vsync input from 2nd LCD	I	W25	C13	dss_data18
rfbi_hsync1	Hsync for 2nd LCD	1	V24	C15	dss_data19
rfbi_cs1	2nd LCD chip select	0	V25	A13	dss_data20

Table 2-9. Video Interfaces - TV Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
tv_out1	TV analog output Composite: tv_out1	0	K21	NA
tv_out2	TV analog output S-VIDEO: tv_out2	0	H24	NA
tv_vfb1	tv_vfb1: Feedback through external resistor to composite	0	K20	NA
tv_vfb2	tv_vfb2: Feedback through external resistor to S-VIDEO	0	H23	NA
tv_vref	External capacitor	I	H20	NA

2.4.3 Serial Communication Interfaces

Table 2-10. HDQ Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
hdq_sio	Bidirectional HDQ 1-Wire control and data Interface. Output is open drain.	Ю	L25	B9

Table 2-11. Serial Communication Interfaces – I2C Signals Description (I2C1)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
i2c1_scl	I2C Master Serial clock. Output is open drain.	IOD	V4	AA17
i2c1_sda	I2C Serial Bidirectional Data. Output is open drain.	IOD	V5	AB17

Table 2-12. Serial Communication Interfaces - I2C Signals Description (I2C2)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
i2c2_scl	I2C Master Serial clock. Output is open drain.	IOD	W1	Y17
i2c2_sda	I2C Serial Bidirectional Data. Output is open drain.	IOD	W2	Y16



Table 2-13. Serial Communication Interfaces - I2C Signals Description (I2C3)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
i2c3_scl	I2C Master Serial clock. Output is open drain.	IOD	W4	W16
i2c3_sda	I2C Serial Bidirectional Data. Output is open drain.	IOD	W5	W17

Table 2-14. Serial Communication Interfaces – McBSP LP Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
	FERED SERIAL PORT (McBSF			
mcbsp1_dr	Received serial data	Ī	P23	C9
mcbsp1_clkr	Receive Clock	Ю	R25	B11
mcbsp1_fsr	Receive frame synchronization	Ю	P21	D11
mcbsp1_dx	Transmitted serial data	Ю	P22	C10
mcbsp1_clkx	Transmit clock	Ю	N24	C8
mcbsp1_fsx	Transmit frame synchronization	Ю	P24	C11
mcbsp_clks	External clock input (shared by McBSP1, 2, 3, 4, and 5)	I	P25	E11
MULTICHANNEL BUF	FERED SERIAL PORT (McBSF	LP 2)		·
mcbsp2_dr	Received serial data	I	B25	C5
mcbsp2_dx	Transmitted serial data	Ю	D24	E4
mcbsp2_clkx	Combined serial clock	Ю	C25	D5
mcbsp2_fsx	Combined frame synchronization	Ю	D25	E5
MULTICHANNEL BUF	FERED SERIAL PORT (McBSF	LP 3)		
mcbsp3_dr	Received serial data	I	C24	B4
mcbsp3_dx	Transmitted serial data	Ю	B24	C4
mcbsp3_clkx	Combined serial clock	Ю	A24	D4
mcbsp3_fsx	Combined frame synchronization	Ю	C23	A4
MULTICHANNEL BUF	FERED SERIAL PORT (McBSF	LP 4)		·
mcbsp4_dr	Received serial data	I	A23	В3
mcbsp4_dx	Transmitted serial data	Ю	B22	A2
mcbsp4_clkx	Combined serial clock	Ю	B23	A3
mcbsp4_fsx	Combined frame synchronization	Ю	A22	B2
MULTICHANNEL BUF	FERED SERIAL PORT (McBSF	LP 5)		
mcbsp5_dr	Received serial data	I	Y18	E19
mcbsp5_dx	Transmitted serial data	Ю	AD19	F19
mcbsp5_clkx	Combined serial clock	Ю	AD17	G22
mcbsp5_fsx	Combined frame synchronization	Ю	AE19	F21

Table 2-15. Serial Communication Interfaces – McSPI Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]	
MULTICHANNEL SERIAL PORT INTERFACE (McSPI1)					
mcspi1_clk	SPI Clock	Ю	AE14	K22	



Table 2-15. Serial Communication Interfaces – McSPI Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
mcspi1_simo	Slave data in, master data out	10	AD15	K19
mcspi1_somi	Slave data out, master data in	Ю	AC15	J18
mcspi1_cs0	SPI Enable 0, polarity configured by software	Ю	AB15	K18
mcspi1_cs1	SPI Enable 1, polarity configured by software	0	AD14	J20
mcspi1_cs2	SPI Enable 2, polarity configured by software	0	AE15	J19
mcspi1_cs3	SPI Enable 3, polarity configured by software	0	AE16	J21
MULTICHANNEL SER	IAL PORT INTERFACE (McSPI	2)		
mcspi2_clk	SPI Clock	Ю	AD16,AC9	J22
mcspi2_simo	Slave data in, master data out	Ю	AC16,AD9	H20
mcspi2_somi	Slave data out, master data in	Ю	AB16,AE9	H22
mcspi2_cs0	SPI Enable 0, polarity configured by software	Ю	AA16,AA10	H21
mcspi2_cs1	SPI Enable 1, polarity configured by software	0	AE17	H19
MULTICHANNEL SER	IAL PORT INTERFACE (McSPI	3)	<u>.</u>	
mcspi3_clk	SPI Clock	Ю	W25,AD11,AA18	C13, M21, G19, E20
mcspi3_simo	Slave data in, master data out	Ю	V24,AE11,AD18	C15, M20, G20
mcspi3_somi	Slave data out, master data in	Ю	V25, AB12, AC18	A13, K20, F22
mcspi3_cs0	SPI Enable 0, polarity configured by software	Ю	U21,AE12,AB18	B13, K21, F20
mcspi3_cs1	SPI Enable 1, polarity configured by software	0	U22, AD12, AB19	C14, M18, E21
MULTICHANNEL SER	IAL PORT INTERFACE (McSPI	4)	•	
mcspi4_clk	SPI Clock	IO	W20, R25	C20, B11
mcspi4_simo	Slave data in, master data out	Ю	P22	C10
mcspi4_somi	Slave data out, master data in	Ю	P23	C9
mcspi4_cs0	SPI Enable 0, polarity configured by software	Ю	P24	C11

Table 2-16. Serial Communication Interfaces – HECC Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
hecc1_txd	Transmit serial data pin	0	V2	AB15
hecc1_rxd	Receive serial data pin	I	V3	AB16

Table 2-17. Serial Communication Interfaces – EMAC (RMII) Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
rmii_mdio_data	Management data I/O	Ю	AE6	U21
rmii_mdio_clk	Management data clock	0	AD6	U22
rmii_rxd0	EMAC receive data pin 0	I	Y7	T19
rmii_rxd1	EMAC receive data pin 1	I	AA7	T20



Table 2-17. Serial Communication Interfaces – EMAC (RMII) Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
rmii_crs_dv	EMAC carrier sense/receive data valid	1	AB7	T21
rmii_rxer	EMAC receive error	I	AC7	R22
rmii_txd0	EMAC transmit data pin 0	0	AD7	T22
rmii_txd1	EMAC transmit data pin 1	0	AE7	R20
rmii_txen	EMAC transmit enable	0	AD8	R19
rmii_50mhz_clk	EMAC RMII 50 MHz clock	1	AE8	R21

Table 2-18. Serial Communication Interfaces – UARTs Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
UNIVERSAL ASYNCHI	RONOUS RECEIVER/TRANSM	ITTER (UART1)	<u> </u>	
uart1_cts	UART1 Clear To Send	I	AD24,Y20,P25	C19,A20,E11
uart1_rts	UART1 Request To Send	0	AD25,Y19	C21,A19
uart1_rx	UART1 Receive data	I	AA23,W20,AC20	C20,B16,E22
uart1_tx	UART1 Transmit data	0	AB25,AA19	C22,D17
UNIVERSAL ASYNCHI	RONOUS RECEIVER/TRANSM	ITTER (UART2)		
uart2_cts	UART2 Clear To Send	I	B24,F20	A5,C4
uart2_rts	UART2 Request To Send	0	C24,F19	B5,B4
uart2_rx	UART2 Receive data	I	C23,E23	C6,A4
uart2_tx	UART2 Transmit data	0	A24,E24	D6,D4
UNIVERSAL ASYNCHI	RONOUS RECEIVER/TRANSM	ITTER (UART3) / Ir	DA	
uart3_cts_rctx	UART3 Clear To Send (input), Remote TX (output)	IO	U1,N2	W15,V14
uart3_rts_sd	UART3 Request To Send , IR enable	0	N3,V3	W13AB16
uart3_rx_irrx	UART3 Receive data , IR and Remote RX	I	AC25,P1,F25,V2	AA13,A17,A6,AB15
uart3_tx_irtx	UART3 Transmit data , IR TX	0	AB24,P2,F24,E25	Y13,C18,B6,A7
UNIVERSAL ASYNCHI	RONOUS RECEIVER/TRANSM	ITTER (UART4)	<u>"</u>	
uart4_cts	UART4 Clear To Send	I	AD3,AD11	Y22,M21
uart4_rts	UART4 Request To Send	0	AE2,AE11	Y21,M20
uart4_rx	UART4 Receive data	I	T5,AE3,AC12	Y14,W21,L19
uart4_tx	UART4 Transmit data	0	T4,AD1,AB12	AA16,AA21,K20

Table 2-19. Serial Communication Interfaces – USB Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]		
UNIVERSAL SERIAL BUS	UNIVERSAL SERIAL BUS INTERFACE (USB0)					
usb0_dp	USB D+ (differential signal pair)	Α	F25	A6		
usb0_dm	USB D- (differential signal pair)	Α	F24	B6		
usb0_drvvbus	Digital output to control external supply	0	E25	A7		
usb0_id	USB operating mode identification pin	Α	G25	B7		



Table 2-19. Serial Communication Interfaces – USB Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
usb0_vbus	For host or device mode operation, tie the VBUS/USB power signal to the USB connector. When used in OTG mode operation, tie VBUS to the external charge pump and to the VBUS signal on the USB connector.	A	G24	C7
MM_FSUSB3	T	T		
mm_fsusb3_rxdm	Vminus receive data (not used in 3- or 4-pin configurations)	Ю	AE13	M19
mm_fsusb3_rxdp	Vplus receive data (not used in 3- or 4-pin configurations)	IO	AC13	L20
mm_fsusb3_rxrcv	Differential receiver signal input (not used in 3-pin mode)	Ю	A23	В3
mm_fsusb3_txse0	Single-ended zero. Used as VM in 4-pin VP_VM mode.	Ю	B23	A3
mm_fsusb3_txdat	USB data. Used as VP in 4-pin VP_VM mode.	Ю	B22	A2
mm_fsusb3_txen_n	Transmit enable	Ю	A22	B2
MM_FSUSB2				•
mm_fsusb2_rxdm	Vminus receive data (not used in 3- or 4-pin configurations)	Ю	AD21	D20
mm_fsusb2_rxdp	Vplus receive data (not used in 3- or 4-pin configurations)	Ю	AB20	E20
mm_fsusb2_rxrcv	Differential receiver signal input (not used in 3-pin mode)	Ю	AC21	D19
mm_fsusb2_txse0	Single-ended zero. Used as VM in 4-pin VP_VM mode.	Ю	AE22	D18
mm_fsusb2_txdat	USB data. Used as VP in 4-pin VP_VM mode.	Ю	AE16	J21
mm_fsusb2_txen_n	Transmit enable	Ю	AE17	H19
MM_FSUSB1				
mm_fsusb1_rxdm	Vminus receive data (not used in 3- or 4-pin configurations)	Ю	AD20	D21
mm_fsusb1_rxdp	Vplus receive data (not used in 3- or 4-pin configurations)	Ю	AE18	G21
mm_fsusb1_rxrcv	Differential receiver signal input (not used in 3-pin mode)	Ю	AD18	G20
mm_fsusb1_txse0	Single-ended zero. Used as VM in 4-pin VP_VM mode.	Ю	AC18	F22
mm_fsusb1_txdat	USB data. Used as VP in 4-pin VP_VM mode.	Ю	AB18	F20
mm_fsusb1_txen_n	Transmit enable	Ю	AB19	E21
HSUSB2				



Table 2-19. Serial Communication Interfaces – USB Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
hsusb2_clk	Dedicated for external transceiver 60-MHz clock input from PHY	0	AC20	E22
hsusb2_stp	Dedicated for external transceiver Stop signal	0	AB20	E20
hsusb2_dir	Dedicated for external transceiver Data direction control from PHY	I	AE21	E18
hsusb2_nxt	Dedicated for external transceiver Next signal from PHY	1	AD21	D20
hsusb2_data0	Dedicated for external transceiver Bidirectional data bus	Ю	AC21	D19
hsusb2_data1	Dedicated for external transceiver Bidirectional data bus	Ю	AE22	D18
hsusb2_data2	Dedicated for external transceiver Bidirectional data bus	Ю	AE16	J21
hsusb2_data3	Dedicated for external transceiver Bidirectional data bus	Ю	AE17	H19
hsusb2_data4	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation.	Ю	AC16	H20
hsusb2_data5	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation.	Ю	AB16	H22
hsusb2_data6	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation.	Ю	AA16	H21
hsusb2_data7	Dedicated for external transceiver Bidirectional data bus	Ю	AD16	J22
HSUSB1			·	
hsusb1_clk	Dedicated for external transceiver 60-MHz clock input from PHY	0	AE18	G21
hsusb1_stp	Dedicated for external transceiver Stop signal	0	AD17	G22
hsusb1_dir	Dedicated for external transceiver Data direction control from PHY	I	AE20	D22
hsusb1_nxt	Dedicated for external transceiver Next signal from PHY	I	AD20	D21
hsusb1_data0	Dedicated for external transceiver Bidirectional data bus	Ю	AD18	G20
hsusb1_data1	Dedicated for external transceiver Bidirectional data bus	Ю	AC18	F22
hsusb1_data2	Dedicated for external transceiver Bidirectional data bus	Ю	AB18	F20



Table 2-19. Serial Communication Interfaces – USB Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
hsusb1_data3	Dedicated for external transceiver Bidirectional data bus	Ю	AB19	E21
hsusb1_data4	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation	Ю	Y18	E19
hsusb1_data5	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation	Ю	AE19	F21
hsusb1_data6	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation	Ю	AD19	F19
hsusb1_data7	Dedicated for external transceiver Bidirectional data bus additional signals for 12-pin ULPI operation	Ю	AA18	G19

2.4.4 Removable Media Interfaces

Table 2-20. Removable Media Interfaces – MMC/SDIO Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
MULTIMEDIA MEMOR	Y CARD (MMC1) / SECURE DI	GITAL IO (SDIO1)		-
mmc1_clk	MMC/SD Output Clock	0	AA9	P22
mmc1_cmd	MMC/SD command signal	Ю	AB9	N21
mmc1_dat0	MMC/SD Card Data bit 0 / SPI Serial Input	Ю	AC9	P21
mmc1_dat1	MMC/SD Card Data bit 1	Ю	AD9	N20
mmc1_dat2	MMC/SD Card Data bit 2	Ю	AE9	P19
mmc1_dat3	MMC/SD Card Data bit 3	Ю	AA10	P20
mmc1_dat4	MMC/SD Card Data bit 4	Ю	AB10	N22
mmc1_dat5	MMC/SD Card Data bit 5	Ю	AC10	N19
mmc1_dat6	MMC/SD Card Data bit 6	Ю	AD10	N18
mmc1_dat7	MMC/SD Card Data bit 7	Ю	AE10	P18
MULTIMEDIA MEMOR	Y CARD (MMC2) / SECURE DI	GITAL IO (SDIO2)		
mmc2_clk	MMC/SD Output Clock	0	AD11	M21
mmc2_dir_dat0	Direction control for DAT0 signal case an external transceiver used	0	AB13	L18
mmc2_dir_dat1	Direction control for DAT1 and DAT3 signals case an external transceiver used	0	AC13	L20
mmc2_dir_dat2	Direction control for DAT2 signal case an external transceiver used	0	AB1	V18
mmc2_dir_dat3	Direction control for DAT4, DAT5, DAT6, and DAT7 signals case an external transceiver used	0	AB2	Y19
mmc2_clkin	MMC/SD input clock	I	AE13	NA
mmc2_dat0	MMC/SD Card Data bit 0	Ю	AB12	K20
mmc2_dat1	MMC/SD Card Data bit 1	Ю	AC12	L19
mmc2_dat2	MMC/SD Card Data bit 2	Ю	AD12	M18



Table 2-20. Removable Media Interfaces – MMC/SDIO Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
mmc2_dat3	MMC/SD Card Data bit 3	Ю	AE12	K21
mmc2_dat4	MMC/SD Card Data bit 4	Ю	AB13	L18
mmc2_dat5	MMC/SD Card Data bit 5	Ю	AC13	L20
mmc2_dat6	MMC/SD Card Data bit 6	Ю	AD13	L21
mmc2_dat7	MMC/SD Card Data bit 7	IO	AE13	M19
mmc2_dir_cmd	Direction control for CMD signal case an external transceiver is used	0	AD13	NA
mmc2_cmd	MMC/SD command signal	Ю	AE11	M20
MULTIMEDIA MEMORY C	ARD (MMC3) / SECURE DIG	GITAL IO (SDIO3)		
mmc3_clk	MMC/SD Output Clock	0	AE15,AD17	J19,G22
mmc3_cmd	MMC/SD command signal	IO	AD14,AE18	J20,G21
mmc3_dat0	MMC/SD Card Data bit 0 / SPI Serial Input	Ю	AB13,Y18	E19,L18
mmc3_dat1	MMC/SD Card Data bit 1	Ю	AC13,AE19	L20,F21
mmc3_dat2	MMC/SD Card Data bit 2	Ю	AD13,AD19	L21,F19
mmc3_dat3	MMC/SD Card Data bit 3	Ю	AE13,AA18	M19,G19
mmc3_dat4	MMC/SD Card Data bit 4	Ю	AD18	G20
mmc3_dat5	MMC/SD Card Data bit 5	Ю	AD20	D21
mmc3_dat6	MMC/SD Card Data bit 6	Ю	AE20	D22
mmc3_dat7	MMC/SD Card Data bit 7	Ю	AB19	E21



2.4.5 Test Interfaces

Table 2-21. Test Interfaces - ETK Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
etk_ctl	ETK trace ctl	0	AE18	G21
etk_clk	ETK trace clock	0	AD17	G22
etk_d0	ETK data 0	0	AD18	G20
etk_d1	ETK data 1	0	AC18	F22
etk_d2	ETK data 2	0	AB18	F20
etk_d3	ETK data 3	0	AA18	G19
etk_d4	ETK data 4	0	Y18	E19
etk_d5	ETK data 5	0	AE19	F21
etk_d6	ETK data 6	0	AD19	F19
etk_d7	ETK data 7	0	AB19	E21
etk_d8	ETK data 8	0	AE20	D22
etk_d9	ETK data 9	0	AD20	D21
etk_d10	ETK data 10	0	AC20	E22
etk_d11	ETK data 11	0	AB20	E20
etk_d12	ETK data 12	0	AE21	E18
etk_d13	ETK data 13	0	AD21	D20
etk_d14	ETK data 14	0	AC21	D19
etk_d15	ETK data 15	0	AE22	D18

Table 2-22. Test Interfaces – JTAG Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
jtag_ntrst	Test Reset	1	U24	D13
jtag_tck	Test Clock	1	U25	E14
jtag_rtck	ARM Clock Emulation	0	T21	C12
jtag_tms_tmsc	Test Mode Select	Ю	T22	A12
jtag_tdi	Test Data Input	1	T23	B12
jtag_tdo	Test Data Output	0	T24	D12
jtag_emu0	Test emulation 0	Ю	T25	E13
jtag_emu1	Test emulation 1	Ю	R24	E12

Table 2-23. Test Interfaces – HWDBG Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
hw_dbg0	Debug signal 0	0	AD2,AD17	G22
hw_dbg1	Debug signal 1	0	AD1,AE18	G21
hw_dbg2	Debug signal 2	0	AD3,AD18	G20
hw_dbg3	Debug signal 3	0	AE3,AC18	F22
hw_dbg4	Debug signal 4	0	AC5,AB18	F20
hw_dbg5	Debug signal 5	0	AD5,AA18	G19
hw_dbg6	Debug signal 6	0	Y18,AE5	E19
hw_dbg7	Debug signal 7	0	Y6,AE19	F21
hw_dbg8	Debug signal 8	0	Y7,AD19	F19
hw_dbg9	Debug signal 9	0	AA7,AB19	E21
hw_dbg10	Debug signal 10	0	AC7,AE20	D22
hw_dbg11	Debug signal 11	0	AD7,AD20	D21
hw_dbg12	Debug signal 12	0	AE23,AC20	E22



Table 2-23. Test Interfaces – HWDBG Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
hw_dbg13	Debug signal 13	0	AD22,AB20	E20
hw_dbg14	Debug signal 14	0	AB25,AE21	E18
hw_dbg15	Debug signal 15	0	AA23,AD21	D20
hw_dbg16	Debug signal 16	0	AA24,AC21	D19
hw_dbg17	Debug signal 17	0	AA25,AE22	D18

2.4.6 Miscellaneous

Table 2-24. Miscellaneous – GP Timer Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
gpt8_pwm_evt	PWM or event for GP timer 8	Ю	N4,E23,AE17	V11,C6,H19
gpt9_pwm_evt	PWM or event for GP timer 9	Ю	M4,M2,F20,AC16	Y12,AA11,A5,H20
gpt10_pwm_evt	PWM or event for GP timer 10	Ю	M3,M1,F19,AB16	V12,W12,B5,H22
gpt11_pwm_evt	PWM or event for GP timer 11	Ю	N5,E24,AA16	AA12,D6,H21



2.4.7 General-Purpose IOs

Table 2-25. General-Purpose IOs Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
gpio_0	General-purpose IO 0	IO	Y1	AB18
gpio_1	General-purpose IO 1	IO	M24	B8
gpio_2	General-purpose IO 2	Ю	Y4	AB19
gpio_3	General-purpose IO 3	Ю	AA1	AB20
gpio_4	General-purpose IO 4	IO	AA2	W18
gpio_5	General-purpose IO 5	IO	AA3	AA19
gpio_6	General-purpose IO 6	IO	AB1	V18
gpio_7	General-purpose IO 7	IO	AB2	Y19
gpio_8	General-purpose IO 8	IO	AC1	W19
gpio_10	General-purpose IO 10	IO	N25	E9
gpio_11	General-purpose IO 11	IO	T25	E13
gpio_12	General-purpose IO 12	IO	AD17	G22
gpio_13	General-purpose IO 13	IO	AE18	G21
gpio_14	General-purpose IO 14	Ю	AD18	G20
gpio_15	General-purpose IO 15	Ю	AC18	F22
gpio_16	General-purpose IO 16	IO	AB18	F20
gpio_17	General-purpose IO 17	IO	AA18	G19
gpio_18	General-purpose IO 18	IO	Y18	E19
gpio_19	General-purpose IO 19	IO	AE19	F21
gpio_20	General-purpose IO 20	IO	AD19	F19
gpio_21	General-purpose IO 21	IO	AB19	E21
gpio_22	General-purpose IO 22	IO	AE20	D22
gpio_23	General-purpose IO 23	IO	AD20	D21
gpio_24	General-purpose IO 24	IO	AC20	E22
gpio_25	General-purpose IO 25	IO	AB20	E20
gpio_26	General-purpose IO 26	IO	AE21	E18
gpio_27	General-purpose IO 27	IO	AD21	D20
gpio_28	General-purpose IO 28	IO	AC21	D19
gpio_29	General-purpose IO 29	IO	AE22	D18
gpio_30	General-purpose IO 30	IO	Y3	Y18
gpio_31	General-purpose IO 31	IO	R24	E12
gpio_34	General-purpose IO 34	IO	E3	W5
gpio_35	General-purpose IO 35	IO	E2	Y5
gpio_36	General-purpose IO 36	IO	E1	AB4
gpio_37	General-purpose IO 37	IO	F7	AA5
gpio_38	General-purpose IO 38	IO	F6	AB5
gpio_39	General-purpose IO 39	Ю	F4	AB6
gpio_40	General-purpose IO 40	Ю	F3	AA6
gpio_41	General-purpose IO 41	Ю	F2	W6
gpio_42	General-purpose IO 42	Ю	F1	AB7
gpio_43	General-purpose IO 43	Ю	G6	Y6
gpio_44	General-purpose IO 44	Ю	J4	W10
gpio_45	General-purpose IO 45	Ю	J3	AB9
gpio_46	General-purpose IO 46	Ю	J2	AB10
gpio_47	General-purpose IO 47	IO	J1	W9



Table 2-25. General-Purpose IOs Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
gpio_48	General-purpose IO 48	IO	K4	AA10
gpio_49	General-purpose IO 49	IO	K3	Y9
gpio_50	General-purpose IO 50	IO	K2	V10
gpio_51	General-purpose IO 51	IO	K1	V9
gpio_52	General-purpose IO 52	IO	L1	Y11
gpio_52	General-purpose IO 53	IO	M4	Y12
gpio_54	General-purpose IO 54	IO	M3	V12
gpio_55	General-purpose IO 55	IO	M2	AA11
gpio_56	General-purpose IO 56	IO	M1	W12
gpio_57	General-purpose IO 57	IO	N5	AA12
	General-purpose IO 58	IO	N4	V11
gpio_58	General-purpose IO 59	10	N1	AB13
gpio_59	<u> </u>			
gpio_60	General-purpose IO 60	10	R4	W11
gpio_61	General purpose IO 61	10	T1	Y15
gpio_62	General purpose IO 62	IO IO	T2 T4	W14
gpio_63	General-purpose IO 63			AA16
gpio_64	General-purpose IO 64	10	T5	Y14
gpio_65	General-purpose IO 65	10	U1	V14
gpio_66	General-purpose IO 66	IO	AE23	B22
gpio_67	General-purpose IO 67	IO	AD22	B21
gpio_68	General-purpose IO 68	IO	AD23	B20
gpio_69	General-purpose IO 69	IO	AE24	B19
gpio_70	General-purpose IO 70	Ю	AD24	A20
gpio_71	General-purpose IO 71	Ю	AD25	A19
gpio_72	General-purpose IO 72	Ю	AC23	A18
gpio_73	General-purpose IO 73	Ю	AC24	B18
gpio_74	General-purpose IO 74	Ю	AC25	A17
gpio_75	General-purpose IO 75	Ю	AB24	C18
gpio_76	General-purpose IO 76	Ю	AB25	D17
gpio_77	General-purpose IO 77	Ю	AA23	B16
gpio_78	General-purpose IO 78	IO	AA24	B17
gpio_79	General-purpose IO 79	Ю	AA25	C17
gpio_80	General-purpose IO 80	IO	Y22	C16
gpio_81	General-purpose IO 81	IO	Y23	D16
gpio_82	General-purpose IO 82	IO	Y24	D14
gpio_83	General-purpose IO 83	IO	Y25	A16
gpio_84	General-purpose IO 84	IO	W21	D15
gpio_85	General-purpose IO 85	IO	W22	B15
gpio_86	General-purpose IO 86	IO	W23	A15
gpio_87	General-purpose IO 87	Ю	W24	A14
gpio_88	General-purpose IO 88	Ю	W25	C13
gpio_89	General-purpose IO 89	Ю	V24	C15
gpio_90	General-purpose IO 90	IO	V25	A13
gpio_91	General-purpose IO 91	Ю	U21	B13
gpio_92	General-purpose IO 92	Ю	U22	C14
gpio_93	General-purpose IO 93	Ю	U23	B14
gpio_94	General-purpose IO 94	Ю	AD2	AB21



Table 2-25. General-Purpose IOs Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
gpio_95	General-purpose IO 95	10	AD1	AA21
gpio_96	General-purpose IO 96	Ю	AE2	Y21
gpio_97	General-purpose IO 97	Ю	AD3	Y22
gpio_98	General-purpose IO 98	Ю	AE3	W21
gpio_99	General-purpose IO 99	1	AD4	W22
gpio_100	General-purpose IO 100	1	AE4	W20
gpio_101	General-purpose IO 101	Ю	AC5	V21
gpio_102	General-purpose IO 102	Ю	AD5	V19
gpio_103	General-purpose IO 103	Ю	AE5	V22
gpio_104	General-purpose IO 104	Ю	Y6	U20
gpio_105	General-purpose IO 105	Ю	AB6	V20
gpio_106	General-purpose IO 106	Ю	AC6	U19
gpio_107	General-purpose IO 107	Ю	AE6	U21
gpio_108	General-purpose IO 108	Ю	AD6	U22
gpio_109	General-purpose IO 109	Ю	Y7	T19
gpio_110	General-purpose IO 110	Ю	AA7	T20
gpio_111	General-purpose IO 111	Ю	AB7	T21
gpio_112	General-purpose IO 112	I	AE7	R20
gpio_113	General-purpose IO 113	I	AD8	R19
gpio_114	General-purpose IO 114	1	AE8	R21
gpio_116	General-purpose IO 116	Ю	D25	E5
gpio_117	General-purpose IO 117	Ю	C25	D5
gpio_118	General-purpose IO 118	Ю	B25	C5
gpio_119	General-purpose IO 119	Ю	D24	E4
gpio_120	General-purpose IO 120	Ю	AA9	P22
gpio_121	General-purpose IO 121	Ю	AB9	N21
gpio_122	General-purpose IO 122	Ю	AC9	P21
gpio_123	General-purpose IO 123	Ю	AD9	N20
gpio_124	General-purpose IO 124	Ю	AE9	P19
gpio_125	General-purpose IO 125	Ю	AA10	P20
gpio_126	General-purpose IO 126	Ю	AB10	N22
gpio_127	General-purpose IO 127	Ю	AC10	N19
gpio_128	General-purpose IO 128	Ю	AD10	N18
gpio_129	General-purpose IO 129	Ю	AE10	P18
gpio_130	General-purpose IO 130	Ю	AD11	M21
gpio_131	General-purpose IO 131	Ю	AE11	M20
gpio_132	General-purpose IO 132	Ю	AB12	K20
gpio_133	General-purpose IO 133	Ю	AC12	L19
gpio_134	General-purpose IO 134	Ю	AD12	M18
gpio_135	General-purpose IO 135	Ю	AE12	K21
gpio_136	General-purpose IO 136	Ю	AB13	L18
gpio_137	General-purpose IO 137	Ю	AC13	L20
gpio_138	General-purpose IO 138	Ю	AD13	L21
gpio_139	General-purpose IO 139	Ю	AE13	M19
gpio_140	General-purpose IO 140	Ю	B24	C4
gpio_141	General-purpose IO 141	Ю	C24	B4
gpio_142	General-purpose IO 142	Ю	A24	D4



Table 2-25. General-Purpose IOs Signals Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
gpio_143	General-purpose IO 143	Ю	C23	A4
gpio_144	General-purpose IO 144	Ю	F20	A5
gpio_145	General-purpose IO 145	Ю	F19	B5
gpio_146	General-purpose IO 146	Ю	E24	D6
gpio_147	General-purpose IO 147	Ю	E23	C6
gpio_148	General-purpose IO 148	Ю	AA19	C22
gpio_149	General-purpose IO 149	Ю	Y19	C21
gpio_150	General-purpose IO 150	Ю	Y20	C19
gpio_151	General-purpose IO 151	Ю	W20	C20
gpio_152	General-purpose IO 152	Ю	B23	A3
gpio_153	General-purpose IO 153	Ю	A23	B3
gpio_154	General-purpose IO 154	Ю	B22	A2
gpio_155	General-purpose IO 155	Ю	A22	B2
gpio_156	General-purpose IO 156	Ю	R25	B11
gpio_157	General-purpose IO 157	Ю	P21	D11
gpio_158	General-purpose IO 158	Ю	P22	C10
gpio_159	General-purpose IO 159	Ю	P23	C9
gpio_160	General-purpose IO 160	Ю	P25	E11
gpio_161	General-purpose IO 161	Ю	P24	C11
gpio_162	General-purpose IO 162	Ю	N24	C8
gpio_163	General-purpose IO 163	Ю	N2	W15
gpio_164	General-purpose IO 164	Ю	N3	W13
gpio_165	General-purpose IO 165	Ю	P1	AA13
gpio_166	General-purpose IO 166	Ю	P2	Y13
gpio_167	General-purpose IO 167	Ю	AC7	R22
gpio_168	General-purpose IO 168	Ю	W1	Y17
gpio_170	General-purpose IO 170	Ю	L25	B9
gpio_171	General-purpose IO 171	Ю	AE14	K22
gpio_172	General-purpose IO 172	Ю	AD15	K19
gpio_173	General-purpose IO 173	Ю	AC15	J18
gpio_174	General-purpose IO 174	Ю	AB15	K18
gpio_175	General-purpose IO 175	Ю	AD14	J20
gpio_176	General-purpose IO 176	Ю	AE15	J19
gpio_177	General-purpose IO 177	Ю	AE16	J21
gpio_178	General-purpose IO 178	Ю	AD16	J22
gpio_179	General-purpose IO 179	Ю	AC16	H20
gpio_180	General-purpose IO 180	Ю	AB16	H22
gpio_181	General-purpose IO 181	10	AA16	H21
gpio_182	General-purpose IO 182	10	AE17	H19
gpio_183	General-purpose IO 183	10	W2	Y16
gpio_184	General-purpose IO 184	10	W4	W16
gpio_185	General-purpose IO 185	10	W5	W17
gpio_186	General-purpose IO 186	Ю	M25	E10



2.4.8 System and Miscellaneous Terminals

Table 2-26. System and Miscellaneous Signals Description

SIGNAL NAME [1]	DESCRIPTION [2]	TYPE [3]	ZCN BALL [4]	ZER BALL [4]
sys_32k	32-kHz clock input	1	K24	A8
sys_xtalin	Main input clock. Oscillator input	I	K25	A10
sys_xtalout	Output of oscillator	0	H25	A9
sys_altclk	Alternate clock source selectable for GPTIMERs (maximum 54 MHz), USB (48 MHz) , or NTSC/PAL (54 MHz)	1	L25	B9
sys_clkreq	Request from device for system clock (open source type)	Ю	M24	B8
sys_clkout1	Configurable output clock1	0	N25	E9
sys_clkout2	Configurable output clock2	0	M25	E10
sys_boot0	Boot configuration mode bit 0	1	Y4	AB19
sys_boot1	Boot configuration mode bit 1	1	AA1	AB20
sys_boot2	Boot configuration mode bit 2	I	AA2	W18
sys_boot3	Boot configuration mode bit 3	I	AA3	AA19
sys_boot4	Boot configuration mode bit 4	I	AB1	V18
sys_boot5	Boot configuration mode bit 5	I	AB2	Y19
sys_boot6	Boot configuration mode bit 6	I	AC1	W19
sys_boot7	Boot configuration mode bit 7	I	AC2	AA20
sys_boot8	Boot configuration mode bit 8	I	AC3	Y20
sys_nrespwron	Power On Reset	I	Y2	AA18
sys_nreswarm	Warm Boot Reset (open drain output)	IOD	Y3	Y18
sys_nirq	External FIQ input	I	Y1	AB18
sys_ndmareq0	External DMA request 0 (system expansion). Level (active low) or edge (falling) selectable.	1	M3	V12
sys_ndmareq1	External DMA request 1 (system expansion). Level (active low) or edge (falling) selectable.	1	M2,U1	AA11,V14
sys_ndmareq2	External DMA request 2 (system expansion). Level (active low) or edge (falling) selectable.	I	F1,M1	W12,AB7
sys_ndmareq3	External DMA request 3 (system expansion). Level (active low) or edge (falling) selectable.	I	G6,N5	AA12,V6



2.4.9 Power Supplies

Table 2-27. Power Supplies Description

	Table 2-27. Tower Supplies I	BALL	BALL
SIGNAL NAME[1]	DESCRIPTION[2]	(ZCN Pkg.) [4]	(ZER Pkg.) [4]
VDD_CORE	1.2-V core and oscillator macros power supply.	V16, V15, V11, V10, U16, U15, U11, U10, T18, T17, T9, T8, R18, R17, R9, R8, M18, L18, L9, L8, K18, K17, K9, K8, J16, J15, J11, J10, H15, H11,	J8,J10, J12, J14, J16, K9, K11, K13, K15, L8, L10, L12, L14, M7, M9, M11, M13, M15, N8, N10, N12, N14, P7, P9, P11, P13, P15, R8, R10, R12, R14
VSS	Core and I/O common ground.	AE25, AE1, V18, V17, V14, V13, V12, V9, V8, U18, U17, U14, U13, U12, U9, U8, T14, T13, T12, R16, R15, R14, R13, R12, R11, R10, P18, P17, P16, P15, P14, P13, P12, P11, P10, P9, P8, N18, N17, N14, N13, N12, N9, N8, M17, M16, M15, M14, M13,M12, M11, M10, M9, M8, L17, L16, L15, L14, L13, L12, L11, L10, K14, K13, K12, J18, J17, J14, J13, J12, J9, J8, H14, H13, H12, H9, A25, A1, N23, G20, G21	A1, A11,A22, E6, E16, F6, F13, F15, F17, G5, G7, G11, G14, G16, G18, H6, H7, H8, H9, H10, H11, H12, H13, H14, H15, H16, H17, J9, J11, J13, J15, K8, K10, K12, K14, K16, L7, L9, L11, L13, L15, M1, M6, M8, M10, M12, M14, M16, M22, N7, N9, N11, N13, N15, N17, P6, P8, P10, P12, P14, P16, R5, R7, R9, R11, R13, R15, R17, T6, T8, T10, T12, T14, T16, T18, U5, U7, U9, U11, U13, U15, U17, V6, AB1, AB12, AB22
VDDS_SRAM_MPU	1.8-V MPU SLDO analog power supply.	AA13	L17
VDDS_SRAM_CORE_BG	1.8-V Core SLDO and VDDA of BandGap analog power supply.	E17	J6
CAP_VDD_SRAM_MPU	1.2-V SRAMOUT for MPU SLDO. For proper device operation, connect to a 1µF decoupling capacitor.	AA12	M17
CAP_VDD_SRAM_CORE	1.2-V SRAMOUT for Core SLDO. For proper device operation, connect to a 1µF decoupling capacitor.	E16	K6
VDDS_DPLL_MPU_USBH OST	1.8-V MPUSS DPLL and USBHOST DPLL analog power supply.	AA15	K17
VDDS_DPLL_PER_CORE	1.8-V DPLL and HSDIVIDER/ CORE and HSDIVIDER analog power supply.	N20	F11
VDDA_DAC	1.8-V DAC analog power supply.	H21	NA
VSSA_DAC	DAC analog ground.	H22	NA
VDDA3P3V_USBPHY	3.3-V USB transceiver analog power supply.	F23	F7
VDDA1P8V_USBPHY	1.8-V USB transceiver power supply.	G22	D7
CAP_VDDA1P2LDO_USB PHY	Output of the 1.2-V internal LDO. For proper device operation, connect a 0.22uF capacitor between this pin and VSSA.	F22	E7



Table 2-27. Power Supplies Description (continued)

SIGNAL NAME[1]	DESCRIPTION[2]	BALL (ZCN Pkg.) [4]	BALL (ZER Pkg.) [4]
VDDSHV	1.8/3.3-V power supply.	Y16, Y15, Y13, Y12, Y10, W16, W15, W13, W12,W10, W9, W6, V7, V6, U19, T20, T19, T7, T6, R7, R6, P20, P19, N19, N7, N6, M7, M6, M5, L19, K19, K7, K6, K5, J7, H18, H17	A21, B1,E15, E17, F12, F14, F18, G10, G12, G13, G8, G17, H18, J17, L22, N16, P17, R16, R18, T9, T11, T13, T17, U8, U10, U12, U14, U16, U18, V7, V8, V17, AA22, AB11
VDDS	1.8-V power supply.	Y9, W18, U20, R5, H16, H8, G17, G16, G14, G13, G11, G10, G8, F16, F13, F11, F10, F8	F5, F16, G9, G15, H5, K7, L6, L16, N1, N5, N6, P5, R6, T5, T7, T15, U6, AA1
VDDSOSC	1.8-V oscillator power supply.	L20	G9
VSSOSC	Oscillator ground.	J25	B10



3 ELECTRICAL CHARACTERISTICS

3.1 Absolute Maximum Ratings

The following table specifies the absolute maximum ratings over the operating junction temperature range of commercial and extended temperature devices. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Notes:

 Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

Table 3-1. Absolute Maximum Ratings Over Operating Junction Temperature Range

	PARAMET	ER	MIN	MAX	UNIT
VDD_CORE	Supply voltage rar	nge for core macros	-0.5	1.6	V
VDDS	Second supply vol	Itage range for 1.8-V I/O macros	-0.5	2.25	V
VDDSHV	Supply voltage rar	nge for 1.8/3.3V I/O macros	-0.5	3.8	V
VDDS_SRAM_MPU	Analog Supply vol	tage range for 1.8-V MPU SLDO	-0.5	2.25	V
VDDS_SRAM_CORE_BG	Analog Supply vol VDDA of BandGap	tage range for 1.8-V Core SLDO and	-0.5	2.25	V
VDDS_DPLL_MPU_USB HOST	Analog power sup USBHOST DPLL	ply for 1.8-V MPUSS DPLL and	-0.5	2.1	V
VDDS_DPLL_PER_COR E	Analog power sup CORE and HSDIV	ply for 1.8-V DPLL and HSDIVIDER/ IDER	-0.5	2.1	V
VDDA_DAC	Analog Power Sup	oply for 1.8-V DAC	-0.5	2.43	V
VDDA3P3V_USBPHY	Analog power sup	Analog power supply for 3.3-V USB transceiver		3.6	V
VDDA1P8V_USBPHY	Power Supply for 1.8-V USB transceiver		-0.5	2.0	V
VDDSOSC	Power Supply for	ver Supply for 1.8-V oscillator		2.1	V
V_{PAD}	Voltage range at PAD	Oscillator input (sys_xtalin)	-0.3	VDDSOSC + 0.3	V
		VDDS 1.8-V I/O macros	-0.3	VDDS + 0.3	
		Dual-voltage LVCMOS inputs, VDDSHV = 3.3 V	-0.3	3.8	
		USB VBUS pin (usb0_vbus)		5.5	
		USB 5V Tolerant IOs (usb0_dp, usb0_dm, usb0_id)		5.25	
V _{ESD}	ESD stress voltage ⁽¹⁾	HBM (human body model) (2)		>1000	V
		CDM (charged device model) (3)		>500	
I _{IOI}	Current-pulse inject	ction on each I/O pin (4)		200	mA
I _{clamp}	Clamp current for	an input or output	-20	20	mA
T _{stg}	Storage temperatu	ure range	-65	150	°C

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the device.

⁽²⁾ The level listed above is the passing level per ANSI/ESDA/JEDEC JS-001-2010. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500V HBM is possible if necessary precautions are taken. Actual performance of the device may exceed the value listed above.

⁽³⁾ The level listed above is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. Actual performance of the device may exceed the value listed above.

⁽⁴⁾ Each device is tested with I/O pin injection of 200 mA with a stress voltage of 1.5 times maximum vdd at room temperature.



The supply voltages and power consumption estimates are detailed in Table 3-2.

Table 3-2. Estimated Power Consumption at Ball Level

SIGNAL NAME	DESCRIPTION			
VDD_CORE	1.2-V core and oscillator macros power supply	AM3517	1500 mA	
		AM3505	1400 mA	
VDDS_SRAM_MPU	1.8-V MPU SLDO analog power supply		40 mA	
VDDS_SRAM_CORE_BG	1.8-V Core SLDO and VDDA of BandGap analog p	1.8-V Core SLDO and VDDA of BandGap analog power supply		
VDDS_DPLL_MPU_USB HOST	1.8-V MPUSS DPLL and USBHOST DPLL analog power supply			
VDDS_DPLL_PER_COR E	1.8-V DPLL and HSDIVIDER/ CORE and HSDIVIDER analog power supply			
VDDA_DAC	1.8-V DAC analog power supply		65 mA	
VDDA3P3V_USBPHY	3.3-V USB transceiver analog power supply		10 mA	
VDDA1P8V_USBPHY	1.8-V USB transceiver power supply		50 mA	
VDDSHV	3.3-/1.8V power supply			
VDDS	1.8-V power supply			
VDDSOSC	1.8-V oscillator power supply		20 mA	



3.2 Recommended Operating Conditions

All AM3517/05 modules are used under the operating conditions contained in Table 3-3.

Note: Logic functions and parameter values are not assured if the device is operated out of the range specified in the recommended operating conditions.

Table 3-3. Recommended Operating Conditions

PARAMETER	DESCRIPTION		MIN	NOM	MAX	UNIT
VDD_CORE	Core and oscillator macros powe	r supply	1.152	1.20	1.248	V
	Noise (peak-peak)				24.00	mVpp
VDDS_SRAM_	MPU SRAM LDO analog power s	supply	1.71	1.80	1.89	V
MPU	Noise (peak-peak)				50.00	mVpp
VDDS_SRAM_ CORE_BG	Core SRAM LDO and BandGap supply	analog power	1.71	1.80	1.89	V
	Noise (peak-peak)				50.00	mVpp
VDDS_DPLL_	MPU and USBHOST DPLL analo	og power supply	1.71	1.80	1.89	V
MPU_ USBHOST	Noise (peak-peak)				35.00	mVpp
VDDS_DPLL_	Peripherals and Core DPLLs and	alog power supply	1.71	1.80	1.89	V
PER_CORE	Noise (peak-peak)				35.00	mVpp
VDDA_DAC	DAC analog power supply		1.71	1.80	1.89	V
	Noise (peak-peak)				30.00	mVpp
VSSA_DAC	DAC analog ground			0.00		V
VDDA3P3V_	Analog power supply for 3.3-V U	SB transceiver	3.14	3.30	3.47	V
USBPHY	Noise (peak-peak)				70.00	mVpp
VDDA1P8V_	Power Supply for 1.8-V USB tran	sceiver	1.71	1.80	1.89	V
USBPHY	Noise (peak-peak)				50.00	mVpp
VDDSHV	3.3-/1.8-V power supply	1.8 V Mode	1.71	1.80	1.89	V
		3.3 V Mode	3.14	3.30	3.47	V
VDDS	1.8-V power supply		1.71	1.80	1.89	V
Tj	Operating junction temperature range	Commercial Temperature	0		90	°C
		Extended Temperature	-40		105	°C
Device	500 MHz ARM Clock Freq.	< 90°C T _J		100K		hrs.
Operating Life Power-On		90 - 105 °C T _J		100K		
Hours (POH) ⁽¹⁾	600 MHz ARM Clock Freq.	< 90°C T _J		100K		
		90 - 105 °C T _J		50K ⁽²⁾		

⁽¹⁾ The POH information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

⁽²⁾ Maximum lifetime will be 100k Power On Hours as long as no more than 50k is greater than 90°C.



The following diagram illustrates the power domains:




Figure 3-1. AM3517/05 Voltage Domains



3.3 DC Electrical Characteristics


Table 3-4 summarizes the dc electrical characteristics.

Table 3-4. DC Electrical Characteristics

PARAMET	ER			MIN	NOM	MAX	UNIT
		L\	/CMOS Pin Buffers				
V _{IH}	High-level input voltage	VDDSHV = 1.8 V		0.65 x VDDSHV.			V
		VDDSHV = 3.3 V ⁽¹⁾		2			
		sys_xtalin		0.8 x VDDSOSC			
V_{IL}	Low-level input voltage	VDDSHV = 1.8	V ⁽¹⁾			0.35 x VDDSHV	V
		VDDSHV = 3.3	V ⁽¹⁾			0.8	
	sys_xtalin					0.2 x VDDSOSC	
V _{OH}	High-level output voltage	VDDSHV = 1.8 I _{OH} = -2 mA	V ⁽¹⁾	VDDSHV - 0.45			V
		VDDSHV = 3.3 I _{OH} = -2 mA	V ⁽¹⁾	2.4			
V _{OL}	Low-level output voltage	VDDSHV = 1.8 I _{OL} = 2 mA	V ⁽¹⁾			0.45	V
		VDDSHV = 3.3 I _{OL} = 2 mA	V ⁽¹⁾			0.4	
l _l	Input current for dual voltage IO pins	$V_I = V_{ss}$ to VDDSHV	Input pins with pull disabled	-9		9	μΑ
		V _I = V _{ss} to VDDSHV	Input pins with 100 µA pull-up enabled	-310		-70	
		V _I = V _{ss} to VDDSHV	Input pins with 100 µA pull-down enabled	75		270	
	Input current for DDR2/mDDR 1.8V IO pins	V _I = V _{ss} to VDDSHV	Input pins with 100 µA pull-down enabled	77		286	
I _{oz}	Off-state output current	V _O = VDDSHV or 0V	Pull disabled	-20		20	μА
I _{OH}	High-level output current (dual-voltage LVCMOS IOs)					-2	mA
I _{OL}	Low-level output current (dual-voltage LVCMOS IOs)					2	mA
t _T	Input transition time (rise time, tR or fall	VDDSHV = 1.8	Normal mode			10	ns
	time, tF evaluated between 10% and 90% at PAD)	V ⁽¹⁾	High-speed mode			3	
	, , , , , , , , , , , , , , , , , , , ,	VDDSHV = 3.3	Normal mode			10	
		V ⁽¹⁾	High-speed mode			3	
Capacitan ce	Input capacitance (dual-voltage LVCMOS I/Os)				3		pF
	Output capacitance (dual-voltage LVCMOS I/Os)				3		pF
	Con	nplex IO Dedicat	ed to USB : USB0_	DM and USB0_	DP		
V _{IH}	High-level input voltage	Low/Full speed		2.0			V
		High speed					
⁽²⁾ V _{IL}	Low-level input voltage	Low/Full speed				0.8	V
		High speed				(2)	
V _{OH}	High-level output voltage	Low/Full speed		2.8		VDDA3P3V_ USBPHY	V
		High speed		360		440	mV

⁽¹⁾ These IO specifications apply to the dual-voltage IOs only and do not apply to the DDR2/mDDR interfaces. DDR2/mDDR IOs are 1.8V IOs and adhere to the JESD79-2A standard.

⁽²⁾ These parameters must adhere to the requirements defined in section 7.1.7.2 of Universal Serial Bus Specifications revision 2.0.



www.ti.com

Table 3-4. DC Electrical Characteristics (continued)

PARAMETER		MIN	NOM	MAX	UNIT	
V_{OL}	Low-level output voltage	Low/Full speed	0.0		0.3	٧
		High speed	-10		10	mV



3.4 Core Voltage Decoupling

For module performance, decoupling capacitors are required to suppress the switching noise generated by high frequency and to stabilize the supply voltage. A decoupling capacitor is most effective when it is close to the device because this minimizes the inductance of the circuit board wiring and interconnects.

Table 3-5 summarizes the power supplies decoupling characteristics.


Table 3-5. Core Voltage Decoupling Characteristics

PARAMETER	MIN	TYP	MAX	UNIT
Cvdd_core ⁽¹⁾	50	100	120	nF
Ccap_vdd_sram_core		100		nF
Cvdds_dpll_mpu_usbhost		100		nF
Cvdds_dpll_per_core		100		nF
Cvdda_dac		100		nF
Cvdd_sram_core		100		nF
Cvdd_sram_core_bg		100		nF
Cvdds_sram_mpu		100		nF
Cvddshv		100		nF
Cvdda3p3v_usbphy		100		nF
Cvdda1p8v_usbphy		100		nF

^{(1) 1} capacitor per 2 to 4 balls



The following illustrates an example of power supply decoupling.



- (1) Decoupling capacitors must be placed as closed as possible to the power ball. Choose the ground located closest to the power pin for each decoupling capacitor. Place the decoupling capacitor Ci in a group of 1, 2, or 3 balls; the total must be equal to the decoupling requirement. In case you interconnect powers, first insert the decoupling capacitor and then interconnect the powers.
- (2) The decoupling capacitor value depends on the board characteristics.

Figure 3-2. Power Supply Decoupling



3.5 Power-up and Power-down

This section provides the timing requirements for the AM3517/05 hardware signals.

3.5.1 Power-up Sequence

The following steps give an example of power-up sequence supported by the AM3517/05

- 1. IO 1.8V supply (VDDS), Band-gap and LDO supplies (VDDS_SRAM_CORE_BG, VDDS_SRAM_MPU) and oscillator supply (VDDSOSC) should come up first to a stable state.
- 2. IO 3.3V (VDDSHV) supply should be ramped up next to a stable state.
- 3. Core (VDD_CORE) supply follows next to a stable state.
- 4. All the PLL supplies (VDDS_DPLL_PER_CORE, VDDS_DPLL_MPU_USBHOST) and 1.8 V complex IO supplies (VDDA_DAC, VDDA1P8V_USBPHY) should be ramped up next to a stable state.
- 5. Finally, 3.3 V complex IO (VDDA_3P3V_USBPHY) should be ramped up.
- 6. sys_nrespwron must be held low at the time the power supplies are ramped up till the time the sys_32k and sys_xtalin clocks are stable.

Note: In VDDSHV 1.8 V operation mode, VDDSHV can be grouped and powered up together with VDDS, VDDS_SRAM_CORE_BG, VDDS_SRAM_MPU and VDDSOSC.



Figure 3-3 shows the power-up sequence.




Figure 3-3. Power-up Sequence



3.5.2 Power-down Sequence

The AM3517/05 device proceeds with the power-down sequence shown below.

The following steps give an example of the power-down sequence supported by the AM3517/05 device.

- 1. Reset AM3517/05 device.
- 2. Stop all signals driven to AM3517/05
- 3. Option 1: Power down all domains simutaneously.
- 4. Option 2: If all domains cannot be powered down simultaneously, follow the below sequence:
 - (a) Power off all complex I/O domains
 - (b) Power off core domain (VDD CORE)
 - (c) Power off all PLL domains (VDDS_DPLL_MPU_USBHOST and VDDS_DPLL_PER_CORE)
 - (d) Power off all SRAM LDOs
 - (e) Power off all standard I/O domains (VDDS and VDDSHV)



4 CLOCK SPECIFICATIONS

The AM3517/05 device has three external input clocks, a low frequency (sys_32k), a high frequency (sys_xtalin), and an optional (sys_altclk). The AM3517/05 device has two configurable output clocks, sys_clkout1 and sys_clkout2.

Figure 4-1 shows the interface to the external clock sources and clock outputs.




Figure 4-1. Clock Interface

The AM3517/05 device operation requires the following three input clocks:

- The 32-kHz clock can be generated using one of the following options and can be selected via the sys_boot7 pin. See Figure 4-2.
 - External: Supplied by an oscillator on the sys_32k pin.
 - Internal: 32-kHz clock generation using a fixed divider on the HS system clock (26MHz).
- The system alternative clock can be used (through the sys_altclk pin) to provide alternative 48 or 54 MHz or other clock source (up to 54 MHz).
- The system clock input (26 MHz) is used to generate the main source clock of the AM3517/05 device.
 It supplies the DPLLs as well as several AM3517/05 modules. The system clock input can be connected to either:
 - A crystal oscillator clock managed by sys_xtalin and sys_xtalout. In this case, the sys_clkreq is used as an input (GPIN).
 - A CMOS digital clock through the sys_xtalin pin. In this case, the sys_clkreq is used as an output to request the external system clock.






Figure 4-2. 32-kHz Clock Generation

The AM3517/05 outputs externally two clocks:

- sys_clkout1 can output the oscillator clock (26 MHz) at any time.
- sys_clkout2 can output the oscillator clock, core_clk, 96 MHz or 54 MHz. It can be divided by 2, 4, 8, or 16 and its off state polarity is programmable.



4.1 Oscillator

The sys_xtalin (26 MHz) oscillator provides the primary reference clock for the device. The on-chip oscillator requires an external crystal connected across the sys_xtalin and sys_xtalout pins, along with two load capacitors, as shown in Figure 4-3. The external crystal load capacitors must be connected only to the oscillator ground pin (VSSOSC). Do not connect to board ground (VSS).

Note: If an external oscillator is to be used, the external oscillator clock signal should be connected to the sys_xtalin pin with a 1.8V amplitude. The sys_xtalout should be left unconnected and the VSSOSC signal should be connected to board ground (VSS).




Figure 4-3. AM3517/05 Oscillator Connections

The load capacitors, C1 and C2, should be chosen such that the equation is satisfied (typical values are C1 = C2 = 10 pF). CL in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (sys_xtalin and sys_xtalout) and to the VSS pin.

$$C_{L} = C_{1}C_{2} / (C_{1} + C_{2}) \tag{1}$$

PARAMETER	MIN	ТҮР	MAX	UNIT
Oscillation frequency		26		MHz
Crystal ESR		50		Ω
Frequency stability			+/- 50	ppm
Parallel Load Capacitance (C1 and C2)			20	pF
Shunt Capacitance			5	pF

Table 4-1. Crystal Electrical Characteristics

4.2 Input Clock Specifications

The clock system accepts three input clock sources:

- 32-kHz digital CMOS clock
- Crystal oscillator clock or CMOS digital clock (26 MHz)
- Alternate clock (48 or 54 MHz, or other up to 54 MHz)

Table 4-2. 26Mhz sys_clk Input Clock Timing Requirements

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
f(xtalin)	Frequency, sys_xtalin		26		MHz
tw(xtalin)	Duty Cycle, sys_xtalin	45		55	%
tj(xtalin)	Jitter, sys_xtalin	-1		1	%



Table 4-2. 26Mhz sys_clk Input Clock Timing Requirements (continued)

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
tt(xtalin)	Transition time,			5	ns
	sys_xtalin				

Table 4-3. 32-kHz Input Clock Source Electrical Characteristics

PARAMET ER	DESCRIPTION	MIN	TYP	MAX	UNIT
f	Frequency, sys_32k		32.768		kHz
C _i	Input capacitance			0.45	pF
R _i	Input resistance	0.25		10 ⁶	GΩ

Table 4-4 details the input requirements of the 32-kHz input clock.

Table 4-4. 32-kHz Input Clock Source Timing Requirements⁽¹⁾

PARAMETE R	DESCRIPTION	MIN	TYP	MAX	UNIT
1 / t _{c(32k)}	Frequency, sys_32k		32		kHz
t _{R(32k)}	Rise transition time, sys_32k			20	ns
t _{F(32k)}	Fall transition time, sys_32k			20	ns
t _{J(32k)}	Frequency stability, sys_32k			+/-200	ppm

⁽¹⁾ See Electrical Characteristics for Standard LVCMOS IOs part for sys_32k V_{IH}/V_{IL} parameters.

Table 4-5. 48-MHz, 54-MHz, or up to 59-MHz Input Clock Source Electrical Characteristics

NAME	DESCRIPTION	MIN	MAX	UNIT
f	Frequency , sys_altclk	48, 54, or up to 59		MHz
Ci	Input capacitance		0.74	pF
R _i	Input resistance	0.25	10 ⁶	GΩ

Table 4-6 details the input requirements of the 48- or 54-MHz input clock.

Table 4-6. 48-MHz, 54-MHz, or up to 59-MHz Input Clock Source Timing Requirements (1) (2)

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
1 / t _{c(sys_altclk)}	Frequency, sys_altclk	48, 54, 0	or up to 59	MHz
t _{w(sys_altclk)}	Duty cycle	45	60	%
t _{j(sys_altclk)}	Jitter	-1	1	%
t _{r(sys_altclk)}	Rise transition time		10	ns
t _{f(sys_altclk)}	Fall transition time		10	ns
f _{t(sys_altclk)}	Frequency tolerance	-50	50	ppm

Peak-to-peak jitter is defined as the difference between the maximum and the minimum output periods on a statistical population of 300 period samples. The sinusoidal noise is added on top of the vdds supply voltage. See Section 3, *Electrical Characteristics*, for sys_altclk V_{IH}/V_{IL} parameters.



4.3 Output Clock Specifications

Two output clocks (pin sys_clkout1 and pin sys_clkout2) are available:

- sys_clkout1 can output the oscillator clock (26 MHz) at any time. It can be controlled by software or
 externally using sys_clkreq control. When the device is in the off state, the sys_clkreq can be asserted
 to enable the oscillator and activate the sys_clkout1 without waking up the device. The off state polarity
 of sys_clkout1 is programmable.
- sys_clkout2 can output sys_clk (26 MHz), core_clk (core DPLL output), APLL-96 MHz, or APLL-54 MHz. It can be divided by 2, 4, 8, or 16 and its off state polarity is programmable. This output is active only when the core domain is active.

Table 4-7 summarizes the sys clkout1 output clock electrical characteristics.

Table 4-7. sys_clkout1 Output Clock Electrical Characteristics

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
f	Frequency		26			MHz
C _I	Load capacitance ⁽¹⁾	f(max) = 38.4 MHz		70		pF
		f(max) = 26 MHz		125		

(1) The load capacitance is adapted to a frequency.

Table 4-8 details the sys_clkout1 output clock timing characteristics.

Table 4-8. sys_clkout1 Output Clock Switching Characteristics

NAME		DESCRIPTION		TYP	MAX	UNIT
f	1 / CO0	Frequency	26			MHz
CO1	t _{w(CLKOUT1)}	Pulse duration, sys_clkout1 low or high	0.40 * t _{c(CLKOUT1)}		0.60 * t _{c(CLKOUT1)}	ns
CO2	t _{R(CLKOUT1)}	Rise time, sys_clkout1 (1)			3.31	ns
CO3	t _{F(CLKOUT1)}	Fall time, sys_clkout1 (1)			3.31	ns

(1) With a load capacitance of 25 pF.




Figure 4-4. sys_clkout1 System Output Clock

Table 4-9 summarizes the sys_clkout2 output clock electrical characteristics.

Table 4-9. sys_clkout2 Output Clock Electrical Characteristics

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
f	Frequency, sys_clkout2 ⁽¹⁾				166	MHz
C_L	Load capacitance (2)	f(max) = 166 MHz	2	8	12	pF

- (1) The maximum frequency supported is core_clk/2 MHz.
- (2) The load capacitance is adapted to a frequency.



Table 4-10 details the sys_clkout2 output clock timing characteristics.

Table 4-10. sys_clkout2 Output Clock Switching Characteristics

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
f	1 / CO0	Frequency			166	MHz
CO1	t _{w(CLKOUT2)}	Pulse duration, sys_clkout2 low or high	0.40 * tc(CLKOUT2)		0.60 * tc(CLKOUT2)	ns
CO2	t _{R(CLKOUT2)}	Rise time, sys_clkout2 ⁽¹⁾			3.7	ns
CO3	t _{F(CLKOUT2)}	Fall time, sys_clkout2 ⁽¹⁾			4.3	ns

⁽¹⁾ With a load capacitance of 25 pF.




Figure 4-5. sys_clkout2 System Output Clock



4.4 DPLL Specifications

The AM3517/05 integrates four DPLLs. The PRM and CM drive them.

The four main DPLLs are:

- DPLL1 (MPU)
- DPLL3 (Core)
- DPLL4 (Peripherals)
- DPLL5 (Second Peripherals DPLL)

Figure 4-6 illustrates the DPLL implementation.




Figure 4-6. DPLL Implementation

4.4.1 Digital Phase-Locked Loop (DPLL)

The DPLL provides all interface clocks and some functional clocks (such as the processor clocks) of the AM3517/05 device.

DPLL1 gets an always-on clock used to produce the synthesized clock. They get a high-speed bypass clock used to switch the DPLL output clock on this high-speed clock during bypass mode.

The high-speed bypass clock is an L3 divided clock (programmable by 1 or 2) that saves DPLL processor power consumption when the processor does not need to run faster than the L3 clock speed, or optimizes performance during frequency scaling.

Each DPLL synthesized frequency is set by programming M (multiplier) and N (divider) factors. In addition, all DPLL outputs can be controlled by an independent divider (M2 to M6).

The clock generating DPLLs of the AM3517/05 device have following features:

- Independent power domain per DPLL
- Controlled by clock-manager (CM)
- · Fed with always-on system clock with independent gating control per DPLL
- Analog part supplied through dedicated power supply (1.8 V) and an embedded LDO to get rid of 1-MHz noise
- Up to four independent output dividers for simultaneous generation of multiple clock frequencies



4.4.1.1 DPLL1 (MPU)

DPLL1 is located in the MPU subsystem and supplies all clocks of the subsystem. All MPU subsystem clocks are internally generated in the subsystem. When the core domain is on, it can use the DPLL3 (CORE DPLL) output as a high-frequency bypass input clock.

4.4.1.2 DPLL3 (CORE)

DPLL3 supplies all interface clocks and also a few module functional clocks. It can be also source of the emulation trace clock. It is located in the core domain area. All interface clocks and a few module functional clocks are generated in the CM. When the core domain is on, it can be used as a bypass input to DPLL1.

4.4.1.3 DPLL4 (Peripherals)

DPLL4 generates clocks for the peripherals. It supplies five clock sources: 96-MHz functional clocks to subsystems and peripherals, 54 MHz to TV DAC, display functional clock, camera sensor clock, and emulation trace clock. It is located in the core domain area. All interface clocks and few module functional clocks are generated in the CM. Its outputs to the DSS, PER, and EMU domains are propagated with always-on clock trees.

4.4.1.4 DPLL5 (Second peripherals DPLL)

DPLL5 supplies the 120-MHz functional clock to the CM.



4.4.2 DPLL Noise Isolation

The DPLL requires dedicated power supply pins to isolate the core analog circuit from the switching noise generated by the core logic that can cause jitter on the clock output signal. Guard rings are added to the cell to isolate it from substrate noise injection.

The vdd supplies are the most sensitive to noise; decoupling capacitance is recommended below the supply rails. The maximum input noise level allowed is 30 mV_{PP} for frequencies below 1 MHz.

Figure 4-7 illustrates an example of a noise filter.




Figure 4-7. DPLL Noise Filter

Table 4-11 specifies the noise filter requirements.

Table 4-11. DPLL Noise Filter Requirements

NAME	MIN	TYP	MAX	UNIT
Filtering capacitor		100		nF

- (1) The capacitors must be inserted between power and ground as close as possible.
- (2) This circuit is provided only as an example.
- (3) The filter must be located as close as possible to the device.
- (4) No filtering required if noise is below 10 mV_{PP}.



5 VIDEO DAC SPECIFICATIONS

A dual-display interface equips the AM3517/05 processor. This display subsystem provides the necessary control signals to interface the memory frame buffer directly to the external displays (TV-set). Two (one per channel) 10-bit current steering DACs are inserted between the DSS and the TV set to generate the video analog signal. One of the video DACs also includes TV detection and power-down mode. Figure 5-1 illustrates the AM3517/05 DAC architecture.




Figure 5-1. Video DAC Architecture

The following paragraphs detail the 10-bit DAC interface pinout, static and dynamic specifications, and noise requirements. The operating conditions and absolute maximum ratings are detailed in Table 5-2 and Table 5-4.



5.1 Interface Description

Table 5-1 summarizes the external pins of the video DAC.

Table 5-1. External Pins of 10-bit Video DAC

PIN NAME	I/O	DESCRIPTION	
tv_out1	0	TV analog output composite	DAC1 video output. An external resistor is connected between this node and tv_vfb1. The nominal value of ROUT1 is 1650 . Finally, note that this is the output node that drives the load (75).
tv_out2	0	TV analog output S-VIDEO	DAC2 video output. An external resistor is connected between this node and tv_vfb2. The nominal value of ROUT2 is 1650 . Finally, note that this is the output node that drives the load (75).
tv_vref	I	Reference output voltage from internal bandgap	A decoupling capacitor (CBG) needs to be connected for optimum performance.
tv_vfb1	0	Amplifier feedback node	Amplifier feedback node. An external resistor is connected between this node and tv_out1. The nominal value of ROUT1 is 1650 (1%).
tv_vfb2	0	Amplifier feedback node	Amplifier feedback node. An external resistor is connected between this node and tv_out2. The nominal value of ROUT2 is 1650 (1%).



5.2 **Electrical Specifications Over Recommended Operating Conditions**

 $(T_{MIN} \ to \ T_{MAX}, \ vdda_dac = 1.8 \ V, \ R_{OUT1/2} = 1650\Omega$, $R_{LOAD} = 75\Omega$, unless otherwise noted)

Table 5-2. DAC Static Electrical Specification

	PARAMETER	CONDITIONS/ASSUMPTIONS	MIN	TYP	MAX	UNIT
R	Resolution			10	10	
DC ACCURAC	CY					
INL ⁽¹⁾	Integral nonlinearity		1		1	LSB
DNL ⁽²⁾	Differential nonlinearity		1		1	LSB
ANALOG OUT	rput				•	•
-	Full-scale output voltage	$R_{LOAD} = 75\Omega$	0,7	0.88	1	V
-	Output offset voltage			50		mV
-	Output offset voltage drift			20		mV/C
-	Gain error		17		19	% FS
R _{VOUT}	Output impedance		67.5	75	82.5	
REFERENCE				II.		'
V _{REF}	Reference voltage range		0.525	0.55	0.575	V
-	Reference noise density	100-kHz reference noise bandwidth		129		
R _{SET}	Full-scale current adjust resistor		3700	4000	4200	
P _{SRR}	Reference PSRR ⁽³⁾ (Up to 6 MHz)			40		dB
POWER CON	SUMPTION				•	•
I _{vdda-up}	Analog Supply Current (4)	2 channels, no load		8		mA
-	Analog supply driving a 75- load (RMS)	2 channels		50		mA
I _{vdda-up} (peak)	Peak analog supply current:	Lasts less than 1 ns		60		mA
I _{vdd-up}	Digital supply current ⁽⁵⁾	Measured at f _{CLK} = 54 MHz, f _{OUT} = 2 MHz sine wave, vdd = 1.3 V		2		mA
I _{vdd-up (peak)}	Peak digital supply current ⁽⁶⁾	Lasts less than 1 ns		2.5		mA
I _{vdda-down}	Analog power at power-down	T = 30C, vdda = 1.8 V		1.5		mA
I _{vdd-down}	Digital power at power-down	T = 30C, vdd = 1.3 V		1		mA

The INL is measured at the output of the DAC (accessible at an external pin during bypass mode). The DNL is measured at the output of the DAC (accessible at an external pin during bypass mode).

Assuming a capacitor of 0.1 F at the tv_ref node.

The analog supply current I_{VDD} is dependent on the digital input waveform, the DAC update rate f_{CLK} , and the digital supply VDD.

The peak digital supply current occurs at full-scale transition for duration less than 1 ns.



 $(T_{MIN} \text{ to } T_{MAX}, \text{ vdda_dac} = 1.8 \text{ V}, R_{OUT1/2} = 1650 \text{ , } R_{LOAD} = 75 \text{ , unless otherwise noted})$

Table 5-3. Video DAC Dynamic Electrical Specification

PARAMETER		CONDITIONS/ASSUMPTIONS	MIN	TYP	MAX	UNIT
f _{CLK} (1)	Output update rate	Equal to input clock frequency		54		MHz
	Clock jitter	rms clock jitter required in order to assure 10-bit accuracy			40	ps
	Attenuation at 5.1 MHz	Corner frequency for signal	0.1	0.5	1.5	dB
	Attenuation at 54 MHz ⁽¹⁾	Image frequency	25	30	33	dB
t _{ST}	Output settling time	Time from the start of the output transition to output within 1 LSB of final value.		85		ns
t _{Rout}	Output rise time	Measured from 10% to 90% of full-scale transition		25		ns
t _{Fout}	Output fall time	Measured from 10% to 90% of full-scale transition		25		ns
BW	Signal bandwidth			6		MHz
	Differential gain (2)			1.5%		
	Differential phase (2)			1		deg.
SFDR	Within bandwidth	f _{CLK} = 54 MHz, f _{OUT} = 1 MHz		45		dB
SNR	Signal-to-noise ratio 1 kHz to 6 MHz bandwidth	f _{CLK} = 54 MHz, f _{OUT} = 1 MHz		55 ⁽³⁾		dB
PSRR	Power supply rejection ratio	Up to 6 MHz		20(4)		dB
Crosstalk	Between the two video channels			50	40	dB

⁽¹⁾ For internal input clock information, For more information, see the *Device Display Interface Subsystem Reference Guide* [literature number SPRUFV2].

⁽²⁾ The differential gain and phase value is for dc coupling. Note that there is degradation for the ac coupling.

⁽³⁾ The SNR value is for dc coupling. Note that there is a 6-dB degradation for ac coupling.

⁽⁴⁾ The PSSR value is for dc coupling. Note that there is a 10-dB degradation for ac coupling.



5.3 Analog Supply (vdda_dac) Noise Requirements

In order to assure 10-bit accuracy of the DAC analog output, the analog supply vdda_dac has to meet the noise requirements stated in this section.

The DAC Power Supply Rejection Ratio is defined as the relative variation of the full-scale output current divided by the supply variation. Thus, it is expressed in percentage of Full-Scale Range (FSR) per volt of

$$PSRR_{DAC} = \frac{100 \cdot \frac{\Delta I_{OUT}}{I_{OUTFS}}}{V_{VC}} \qquad \left[\% FSR/V\right]$$

supply variation as shown in the following equation:

Depending on frequency, the PSRR is defined in Table 5-4.

Table 5-4. Video DAC Power Supply Rejection Ratio

Supply Noise Frequency	PSRR % FSR/V	
0 to 100 kHz	1	
> 100 kHz	The rejection decreases 20 dB/dec. Example: at 1 MHz the PSRR is 10% of FSR/V	

A graphic representation is shown in Figure 5-2.




Figure 5-2. Video DAC Power Supply Rejection Ratio

To ensure that the DAC SFDR specification is met, the PSRR values and the clock jitter requirements translate to the following limits on vdda_dac (for the Video DAC).

The maximum peak-to-peak noise on vdda (ripple) is defined in Table 5-5:

Table 5-5. Video DAC Maximum Peak-to-Peak Noise on vdda_dac

Tone Frequency	Maximum Peak-to-Peak Noise on vdda_dac	
0 to 100 kHz	< 30 mVpp	
> 100 kHz	Decreases 20 dB/dec. Example: at 1 MHz the maximum is 3 mVpp	

The maximum noise spectral density (white noise) is defined in Table 5-6:

Table 5-6. Video DAC Maximum Noise Spectral Density

Supply Noise Bandwidth	Maximum Supply Noise Density
0 to 100 kHz	< 20 V / Hz
> 100 kHz	Decreases 20 dB/dec. Example: at 1 MHz the maximum noise density is 2 / Hz



Because the DAC PSRR deteriorates at a rate of 20 dB/dec after 100 kHz, it is highly recommended to have vdda_dac low pass filtered (proper decoupling) (see the illustrated application: Section 5.4, External Component Value Choice).

5.4 External Component Value Choice

The full-scale output voltage V_{OUTMAX} is regulated by the reference amplifier, and is set by an internal resistor R_{SET} . I_{OUTMAX} can be expressed as:

$$I_{OUTMAX} = I_{REF} / 8 * (63 + 15/16)$$
 (2)

Where:

$$V_{REF} = 0.5V \tag{3}$$

$$I_{REF} = V_{REF}/R_{SET} \tag{4}$$

The output current I_{OUT} appearing at DAC output is a function of both the input code and I_{OUTMAX} and can be expressed as:

$$I_{OUT} = (DAC_CODE/1023) * I_{OUTMAX}$$
 (5)

Where:

DAC_CODE = 0 to 1023 is the DAC input code in decimal. (6)

The output voltage is:

$$V_{OUT} = I_{OUT} *N* R_{CABLE}$$
 (7)

Where:

$$(N = amplifier gain = 21)$$
(8)

$$R_{CABLE}\Omega$$
 (cable typical impedance) (9)

The TV-out buffer requires a per channel external resistors: $R_{OUT1/2}$. The equation below can be used to select different resistor values (if necessary):

$$R_{OUT} = (N+1) R_{CABLE} = 1650\Omega$$
 (10)

Recommended parameter values are:

Table 5-7. Video DAC Recommended External Components Values

	Recommended Value	UNIT
C _{BG}	100	nF
R _{OUT1/2}	1650	Ω

In order to limit the reference noise bandwidth and to suppress transients on V_{REF} , it is necessary to connect a large decoupling capacitor \mathbb{O}_{BG}) between the tv_vref and vssa_dac pins.



6 TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

Note: The timing data shown is *preliminary* data and is subject to change in future revisions.

6.1 Timing Test Conditions

All timing requirements and switching characteristics are valid over the recommended operating conditions of Table 3-3, unless otherwise specified.

6.2 Interface Clock Specifications

6.2.1 Interface Clock Terminology

The Interface clock is used at the system level to sequence the data and/or control transfers accordingly with the interface protocol.

6.2.2 Interface Clock Frequency

The two interface clock characteristics are:

- The maximum clock frequency
- The maximum operating frequency

The interface clock frequency documented in this document is the maximum clock frequency, which corresponds to the maximum frequency programmable on this output clock. This frequency defines the maximum limit supported by the AM3517/05 IC and doesn't take into account any system consideration (PCB, peripherals).

The system designer will have to consider these system considerations and AM3517/05 IC timings characteristics as well, to define properly the maximum operating frequency, which corresponds to the maximum frequency supported to transfer the data on this interface.

6.2.3 Clock Jitter Specifications

Jitter is a phase noise, which may alter different characteristics of a clock signal. The jitter specified in this document is the time difference between the typical cycle period and the actual cycle period affected by noise sources on the clock. The cycle (or period) jitter terminology identifies this type of jitter.




Figure 6-1. Cycle (or Period) Jitter

6.2.4 Clock Duty Cycle Error

The maximum duty cycle error is the difference between the absolute value of the maximum high-level pulse duration or the maximum low-level pulse duration and the typical pulse duration value:

Maximum pulse duration = typical pulse duration + maximum duty cycle error

030-020



Minimum pulse duration = typical pulse duration - maximum duty cycle error

6.3 Timing Parameters

The timing parameter symbols used in the timing requirement and switching characteristic tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated as follows:

Table 6-1. Timing Parameters

LOWERO	CASE SUBSCRIPTS
Symbols	Parameter
С	Cycle time (period)
d	Delay time
dis	Disable time
en	Enable time
h	Hold time
su	Setup time
START	Start bit
t	Transition time
V	Valid time
w	Pulse duration (width)
X	Unknown, changing, or dont care level
Н	High
L	Low
V	Valid
IV	Invalid
AE	Active Edge
FE	First Edge
LE	Last Edge
Z	High impedance



6.4 External Memory Interfaces

The AM3517/05 processor includes the following external memory interfaces:

- General-purpose memory controller (GPMC)
- SDRAM controller (SDRC)

6.4.1 General-Purpose Memory Controller (GPMC)

The GPMC is the AM3517/05 unified memory controller used to interface external memory devices such as:

- · Asynchronous SRAM-like memories and ASIC devices
- Asynchronous page mode and synchronous burst NOR flash
- NAND flash

6.4.1.1 GPMC/NOR Flash Interface Synchronous Timing

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-2. GPMC/NOR Flash Synchronous Mode Timing Conditions

TIMING CONDITION PARAMETER		1.8V, 3.3V		UNIT			
		MIN	MAX				
Input Conditions	Input Conditions						
t _R	Input signal rise time	0.3	1.8	ns			
t_{F}	Input signal fall time	0.3	1.8	ns			
Output Condition	Output Conditions						
C _{LOAD}	Output load capacitance	30		pF			

Table 6-3. GPMC/NOR Flash Interface Timing Requirements Synchronous Mode

NO.	PARAMETER		1.8V, 3.3V		UNIT
			MIN	MAX	
F12	t _{su(DV-CLKH)}	Setup time, read gpmc_d[15:0] valid before gpmc_clk high	2.021		ns
F13	t _{h(CLKH-DV)}	Hold time, gpmc_d[15:0] valid after gpmc_clk high	3.403		ns
F21	t _{su(WAITV-CLKH)}	Setup time, gpmc_waitx ⁽¹⁾ valid before gpmc_clk high	3.782		ns
F22	t _{h(CLKH-WAITV)}	Hold Time, gpmc_waitx ⁽¹⁾ valid after gpmc_clk high	3.343		ns

⁽¹⁾ Wait monitoring support is limited to a WaitMonitoringTime value > 0.

Table 6-4. GPMC/NOR Flash Interface Switching Characteristics Synchronous Mode

NO.		PARAMETER		1.8V, 3.3V	
			MIN	MAX	
F0	t _{c(CLK)}	Cycle time ⁽¹⁾ , output clock gpmc_clk period	10		ns
F1	t _{w(CLKH)}	Typical pulse duration, output clock gpmc_clk high	0.5 P ⁽²⁾	0.5 P ⁽²⁾	ns
F1	t _{w(CLKL)}	Typical pulse duration, output clock gpmc_clk low	0.5 P ⁽²⁾	0.5 P ⁽²⁾	ns
	t _{dc(CLK)}	Duty cycle error, output clk gpmc_clk	-500	500	ps

⁽¹⁾ Related to the gpmc_clk output clock maximum and minimum frequencies programmable in the I/F module by setting the GPMC_CONFIG1_CSx configuration register bit field GpmcFCLKDivider.

⁽²⁾ P = gpmc_clk period



NO.	PARAMETER		1.8V, 3.3V		UNIT
				MAX	5
	t _{j(CLK)}	Jitter standard deviation (3), output clock gpmc_clk		33.30	ps
	t _{R(CLK)}	Rise time, output clock gpmc_clk		1.6	ns
	t _{F(CLK)}	Fall time, output clock gpmc_clk		1.6	ns
	t _{R(DO)}	Rise time, output data		2	ns
	t _{F(DO)}	Fall time, output data		2	ns
F2	t _{d(CLKH-nCSV)}	Delay time, gpmc_clk rising edge to gpmc_ncsx ⁽⁴⁾ transition	F ⁽⁵⁾ - 1.9	F ⁽⁵⁾ + 3.3	ns
F3	t _d (CLKH-nCSIV)	Delay time, gpmc_clk rising edge to gpmc_ncsx ⁽⁴⁾ invalid	E ⁽⁶⁾ - 1.9	E ⁽⁶⁾ + 3.3	ns
F4	t _{d(ADDV-CLK)}	Delay time, address bus valid to gpmc_clk first edge	B ⁽⁷⁾ - 4.1	B ⁽⁷⁾ + 2.1	ns
F5	t _d (CLKH-ADDIV)	Delay time, gpmc_clk rising edge to gpmc_a[16:1] invalid	-2.103		ns
F6	t _{d(nBEV-CLK)}	Delay time, gpmc_nbe0_cle, gpmc_nbe1 valid to gpmc_clk first edge	B ⁽⁷⁾ - 1.37	B ⁽⁷⁾ + 2.1	ns
F7	t _d (CLKH-nBEIV)	Delay time, gpmc_clk rising edge to gpmc_nbe0_cle, gpmc_nbe1 invalid	D ⁽⁸⁾ - 2.1	D ⁽⁸⁾ + 1.1	ns

- (3) The jitter probability density can be approximated by a Gaussian function.
- In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
- For nCS falling edge (CS activated):
 - Case GpmcFCLKDivider = 0:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK
 - Case GpmcFCLKDivider = 1:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
 - F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK otherwise
 - Case GpmcFCLKDivider = 2:
 - $F = 0.5 * CSExtraDelay * GPMC_FCLK if ((CSOnTime ClkActivationTime) is a multiple of 3)$
- F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime ClkActivationTime 1) is a multiple of 3)

 F = (2 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime ClkActivationTime 2) is a multiple of 3)

 For single read: E = (CSRdOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

 For burst read: E = (CSRdOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 - For burst write: E = (CSWrOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- B = ClkActivationTime * GPMC_FCLK
- (8) For single read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK For burst read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK For burst write: D = (WrCycleTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK



NO.	PARAMETER		1.8V	UNIT	
			MIN	MAX	
F8	t _{d(CLKH-nADV)}	Delay time, gpmc_clk rising edge to gpmc_nadv_ale transition	G ⁽⁹⁾ - 1.9	G ⁽⁹⁾ + 4.1	ns
F9	t _{d(CLKH-nADVIV)}	Delay time, gpmc_clk rising edge to gpmc_nadv_ale invalid	D ⁽¹⁰⁾ - 1.9	D ⁽¹⁰⁾ + 4.1	ns

(9) For ADV falling edge (ADV activated):

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVOnTime ClkActivationTime) is a multiple of 3)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime ClkActivationTime 1) is a multiple of 3)
 - G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime --ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVRdOffTime ClkActivationTime) is a multiple of 3)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime --ClkActivationTime --1) is a multiple of 3)
 - G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime --ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVWrOffTime ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime ClkActivationTime 1) is a multiple of 3)$ $<math>G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime ClkActivationTime 2) is a multiple of 3)$
- (10) For single read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

 For burst read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 - For burst write: D = (WrCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK



NO.	PARAMETER		1.8V, 3.3V		UNIT
			MIN	MAX	
F10	t _{d(CLKH-nOE)}	Delay time, gpmc_clk rising edge to gpmc_noe transition	H ⁽¹¹⁾ - 2.1	H ⁽¹¹⁾ + 2.1	ns
F11	t _{d(CLKH-nOEIV)}	Delay time, gpcm rising edge to gpmc_noe invalid	E ⁽¹²⁾ - 2.1	E ⁽¹²⁾ + 2.1	ns
F14	t _{d(CLKH-nWE)}	Delay time, gpmc_clk rising edge to gpmc_nwe transition	I ⁽¹³⁾ - 1.9	I ⁽¹³⁾ + 4.1	ns
F15	t _{d(CLKH-Data)}	Delay time, gpmc_clk rising edge to data bus transition	J ⁽¹⁴⁾ - 2.1	J ⁽¹⁴⁾ + 1.1	ns
F17	t _{d(CLKH-nBE)}	Delay time, gpmc_clk rising edge to gpmc_nbex_cle transition	J ⁽¹⁴⁾ - 2.1	J ⁽¹⁴⁾ + 1.1	ns

(11) For OE falling edge (OE activated) / IO DIR rising edge (Data Bus input direction):

- Case GpmcFCLKDivider = 0:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOnTime ClkActivationTime) is a multiple of 3)
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime ClkActivationTime 1) is a multiple of 3) H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime ClkActivationTime 2) is a multiple of 3)

For OE rising edge (OE deactivated):

- **GpmcFCLKDivider = 0:**
 - H = 0.5 * OEExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - H = 0.5 * OEExtraDelay * GPMC_FC if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOffTime ClkActivationTime) is a multiple of 3)
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime ClkActivationTime 1) is a multiple of 3)
 - H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime ClkActivationTime 2) is a multiple of 3)
- (12) For single read: E = (CSRdOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: E = (CSRdOffTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write: E = (CSWrOffTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

- (13) For WE falling edge (WE activated):
 - Case GpmcFCLKDivider = 0:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK
 - Case GpmcFCLKDivider = 1:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise
 - Case GpmcFCLKDivider = 2:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOnTime ClkActivationTime) is a multiple of 3)
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime --ClkActivationTime 1) is a multiple of 3)
 I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime ClkActivationTime 2) is a multiple of 3)

For WE rising edge (WE deactivated):

- Case GpmcFCLKDivider = 0:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOffTime ClkActivationTime) is a multiple of 3)
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime ClkActivationTime 1) is a multiple of 3)
- I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime ClkActivationTime 2) is a multiple of 3)

(14) J = GPMC_FCLK period



NO.	PARAMETER		1.8V, 3.3V		UNIT	
				MIN	MAX	
F18	t _{W(nCSV)}	Pulse duration,	Read	A ⁽¹⁶⁾		ns
	gpmc_ncsx ⁽¹⁵⁾ low	Write	A ⁽¹⁶⁾		ns	
F19	t _{W(nBEV)}	,	Read	C ⁽¹⁷⁾		ns
	gpmc_nbe0_cle, gpmc_nbe1 low	Write	C ⁽¹⁷⁾		ns	
F20	t _{W(nADVV)}	Pulse duration,	Read	K ⁽¹⁸⁾		ns
	gpmc_nadv_ale low	Write	K ⁽¹⁸⁾		ns	
F23	t _{d(CLKH-IODIR)}	Delay time, gpmc_clk rising edge to gpmc_io_dir high (IN direction)		H ⁽¹¹⁾ - 2.1	H ⁽¹¹⁾ + 4.1	ns
F24	t _{d(CLKH-IODIRIV)}	Delay time, gpmc_clk ris		M ⁽¹⁹⁾ - 2.1	M ⁽¹⁹⁾ + 4.1	ns

- (15) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
 (16) For single read: A = (CSRdOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK period
- (16) For single read: A = (CSRdOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK period
 For burst read: A = (CSRdOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period
 For burst write: A = (CSWrOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period
 with n being the page burst access number.
- (17) For single read: C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

 For burst read: C = (RdCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

 For burst write: C = (WrCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n being the page burst access number.
- (18) For read: K = (ADVRdOffTime ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 For write: K = (ADVWrOffTime ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 (19) M = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- (19) M = (RdCycleTime AccessTime)* (TimeParaGranularity + 1)* GPMC_FCLK Above M parameter expression is given as one example of GPMC programming. IO DIR signal will go from IN to OUT after both RdCycleTime and BusTurnAround completion. Behavior of IO direction signal does depend on kind of successive Read/Write accesses performed to Memory and multiplexed or non-multiplexed memory addressing scheme, bus keeping feature enabled or not. IO DIR behavior is automatically handled by GPMC controller.






Figure 6-2. GPMC/NOR Flash Synchronous Single Read (GpmcFCLKDivider = 0)







Figure 6-3. GPMC/NOR Flash Synchronous Burst Read 4x16-bit (GpmcFCLKDivider = 0)





030-023

Figure 6-4. GPMC/NOR Flash Synchronous Burst Write (GpmcFCLKDivider = 0)







Figure 6-5. GPMC/Multiplexed NOR Flash Synchronous Burst Read





In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.

Figure 6-6. GPMC/Multiplexed NOR Flash Synchronous Burst Write

6.4.1.2 **GPMC/NOR Flash Interface Asynchronous Timing**

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-5. GPMC/NOR Flash Asynchronous Mode Timing Conditions

TIMING CONDITION PARAMETER		VALUE	UNIT				
Input Conditions	Input Conditions						
t_R	Input signal rise time	1.8	ns				
t _F	Input signal fall time	1.8	ns				
Output Conditions	Output Conditions						
C _{LOAD}	Output load capacitance	30	pF				

Table 6-6. GPMC/NOR Flash Interface Asynchronous Timing – Internal Parameters (1) (2)

NO.	PARAMETER	1.8V,3.3V		UNIT
		MIN	MAX	
FI1	Maximum output data generation delay from internal functional clock		6.5	ns
FI2	Maximum input data capture delay by internal functional clock		4	ns
FI3	Maximum device select generation delay from internal functional clock		6.5	ns
FI4	Maximum address generation delay from internal functional clock		6.5	ns
FI5	Maximum address valid generation delay from internal functional clock		6.5	ns
FI6	Maximum byte enable generation delay from internal functional clock		6.5	ns

⁽¹⁾ The internal parameters table must be used to calculate Data Access Time stored in the corresponding CS register bit field.

⁽²⁾ Internal parameters are referred to the GPMC functional internal clock which is not provided externally.



Table 6-6. GPMC/NOR Flash Interface Asynchronous Timing – Internal Parameters⁽¹⁾ (continued)

NO.	PARAMETER	1.8V	1.8V,3.3V	
		MIN	MAX	
FI7	Maximum output enable generation delay from internal functional clock		6.5	ns
FI8	Maximum write enable generation delay from internal functional clock		6.5	ns
FI9	Maximum functional clock skew		100	ps

Table 6-7. GPMC/NOR Flash Interface Timing Requirements – Asynchronous Mode

NO.		PARAMETER		,3.3V	UNIT
			MIN	MAX	
FA5 ⁽¹⁾	t _{acc(DAT)}	Data maximum access time		H ⁽²⁾	GPMC_FCLK cycles
FA20 ⁽³⁾	t _{acc1-pgmode(DAT)}	Page mode successive data maximum access time		P ⁽⁴⁾	GPMC_FCLK cycles
FA21 ⁽⁵⁾	t _{acc2-pgmode(DAT)}	Page mode first data maximum access time		H ⁽²⁾	GPMC_FCLK cycles

⁽¹⁾ The FA5 parameter illustrates the amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.

(4) P = PageBurstAccessTime * (TimeParaGranularity + 1)

Table 6-8. GPMC/NOR Flash Interface Switching Characteristics – Asynchronous Mode

NO.	PARAMETER		1.8V	3.3V	UNIT	
				MIN	MAX	
	t _{R(DO)}	Rise time, output data			2.0	ns
	t _{F(DO)}	Fall time, output data			2.0	ns
FA0	t _{W(nBEV)}	Pulse duration,	Read	N(12)	ns
		gpmc_nbe0_cle, gpmc_nbe1 valid time	Write	N(12)	ns
FA1	t _{W(nCSV)}	Pulse duration,	Read	A	(1)	ns
		gpmc_ncsx(13) v low	Write	A	(1)	ns
FA3	t _{d(nCSV-nADVIV)}	Delay time,	Read	B(2) - 0.2	B(2) + 2.0	ns
		gpmc_ncsx(13) valid to gpmc_nadv_ale invalid	Write	B(2) - 0.2	B(2) + 2.0	ns
FA4	t _{d(nCSV-nOEIV)}		Delay time, gpmc_ncsx(13) valid to gpmc_noe invalid (Single read)		C(3) + 2.0	ns
FA9	t _{d(AV-nCSV)}	Delay time, address bus gpmc_ncsx(13) valid	valid to	J(9) - 0.2	J(9) + 2.0	ns
FA10	$t_{d(nBEV-nCSV)}$	Delay time, gpmc_nbe0_ gpmc_nbe1 valid to gpmc valid		J(9) - 0.2	J(9) + 2.0	ns
FA12	t _{d(nCSV-nADVV)}	Delay time, gpmc_ncsx(1 gpmc_nadv_ale valid	3) valid to	K(10) – 0.2	K(10) + 2.0	ns
FA13	t _{d(nCSV-nOEV)}	Delay time, gpmc_ncsx(1 gpmc_noe valid	3) valid to	L(11) - 0.2	L(11) + 2.0	ns
FA14	t _{d(nCSV-IODIR)}	Delay time, gpmc_ncsx(1 gpmc_io_dir high	Delay time, gpmc_ncsx(13) valid to gpmc_io_dir high		L(11) + 2.0	ns
FA15	t _{d(nCSV-IODIR)}	Delay time, gpmc_ncsx(1 gpmc_io_dir low	3) valid to	M(14) - 0.2	M(14) + 2.0	ns
FA16	t _{w(AIV)}		Address invalid duration between 2 successive R/W accesses		(7)	ns

⁽²⁾ H = AccessTime * (TimeParaGranularity + 1)

⁽³⁾ The FA20 parameter illustrates amount of time required to internally sample successive input Page Data. It is expressed in number of GPMC functional clock cycles. After each access to input Page Data, next input Page Data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.

⁽⁵⁾ The FA21 parameter illustrates amount of time required to internally sample first input Page Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, First input Page Data is internally sampled by active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.



NO.		PARAMETER		/ 3.3V	UNIT
			MIN	MAX	
FA18	t _{d(nCSV-nOEIV)}	Delay time, gpmc_ncsx(13) valid to gpmc_noe invalid (Burst read)	I(8) - 0.2	I(8) + 2.0	ns
FA20	t _{w(AV)}	Pulse duration, address valid – 2nd, 3rd, and 4th accesses	D(4)		ns
FA25	t _{d(nCSV-nWEV)}	Delay time, gpmc_ncsx(13) valid to gpmc_nwe valid	E(5) - 0.2	E(5) + 2.0	ns
FA27	t _{d(nCSV-nWEIV)}	Delay time, gpmc_ncsx(13) valid to gpmc_nwe invalid	F(6) - 0.2	F(6) + 2.0	ns
FA28	t _{d(nWEV-DV)}	Delay time, gpmc_ new valid to data bus valid		2.0	ns
FA29	t _{d(DV-nCSV)}	Delay time, data bus valid to gpmc_ncsx(13) valid	J(9) - 0.2	J(9) + 2.0	ns
FA37	t _{d(nOEV-AIV)}	Delay time, gpmc_noe valid to gpmc_a[16:1]_d[15:0] address phase end		2.0	ns

- (1) For single read: A = (CSRdOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 For single write: A = (CSWrOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 For burst read: A = (CSRdOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 For burst write: A = (CSWrOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n being the page burst access number
- (2) For reading: B = ((ADVRdOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK For writing: B = ((ADVWrOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK
- (3) C = ((OEOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (4) D = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC_FCLK
- (5) E = ((WEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (6) F = ((WEOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (7) G = Cycle2CycleDelay * GPMC FCLK
- (8) I = ((OEOffTime + (n − 1) * PageBurstAccessTime − CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay − CSExtraDelay)) * GPMC_FCLK
- (9) J = (CSOnTime * (TimeParaGranularity + 1) + 0.5 * CSExtraDelay) * GPMC_FCLK
- (10) K = ((ADVOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK
- (11) L = ((OEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (12) For single read: N = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK
 For single write: N = WrCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK
 For burst read: N = (RdCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 For burst write: N = (WrCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- (13) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.
- (14) M = ((RdCycleTime CSOnTime) * (TimeParaGranularity + 1) 0.5 * CSExtraDelay) * GPMC_FCLK
 Above M parameter expression is given as one example of GPMC programming. IO DIR signal will go from IN to OUT after both
 RdCycleTime and BusTurnAround completion. Behavior of IO direction signal does depend on kind of successive Read/Write accesses
 performed to Memory and multiplexed or non-multiplexed memory addressing scheme, bus keeping feature enabled or not. IO DIR
 behavior is automatically handled by GPMC controller.






Figure 6-7. GPMC/NOR Flash – Asynchronous Read – Single Word Timing(1) (2) (3)

- (1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
- (2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bit field.
- (3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.






Figure 6-8. GPMC/NOR Flash – Asynchronous Read – 32-bit Timing(1) (2) (3)

- (1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
- (2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bit field.
- (3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.







Figure 6-9. GPMC/NOR Flash – Asynchronous Read – Page Mode 4x16-bit Timing(1) (2) (3) (4)

- (1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
- (2) FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data is internally sampled by active functional clock edge. FA21 value must be stored inside AccessTime register bit field.
- (3) FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bit field.
- (4) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.






In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.

Figure 6-10. GPMC/NOR Flash - Asynchronous Write - Single Word Timing






030-030

Figure 6-11. GPMC/Multiplexed NOR Flash – Asynchronous Read – Single Word Timing(1) (2) (3)

- (1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
- (2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bit field.
- (3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.





In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.

Figure 6-12. GPMC/Multiplexed NOR Flash – Asynchronous Write – Single Word Timing

6.4.1.3 GPMC/NAND Flash Interface Timing

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-9. GPMC/NAND Flash Asynchronous Mode Timing Conditions

TIMING CONDITION PARAMETER		1.8V, 3.3V		UNIT		
		MIN	MAX			
Input Conditions	Input Conditions					
t _R	Input signal rise time		1.8	ns		
t _F	Input signal fall time		1.8	ns		
C _{LOAD}	Output load capacitance	30		pF		

Table 6-10. GPMC/NAND Flash Interface Asynchronous Timing Internal Parameters (1) (2)

NO.	PARAMETER	1.8V, 3.3V		UNIT
		MIN	MAX	
GNFI1	Maximum output data generation delay from internal functional clock		6.5	ns
GNFI2	Maximum input data capture delay by internal functional clock		4	ns
GNFI3	Maximum device select generation delay from internal functional clock		6.5	ns

⁽¹⁾ Internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

⁽²⁾ Internal parameters are referred to the GPMC functional internal clock which is not provided externally.



Table 6-10. GPMC/NAND Flash Interface Asynchronous Timing Internal Parameters⁽¹⁾ (continued)

NO.	PARAMETER	1.8\	UNIT	
		MIN	MAX	
GNFI4	Maximum address latch enable generation delay from internal functional clock		6.5	ns
GNFI5	Maximum command latch enable generation delay from internal functional clock		6.5	ns
GNFI6	Maximum output enable generation delay from internal functional clock		6.5	ns
GNFI7	Maximum write enable generation delay from internal functional clock		6.5	ns
GNFI8	Maximum functional clock skew		100	ps

Table 6-11. GPMC/NAND Flash Interface Timing Requirements

NO.	PARAMETER		1.8V, 3.3V		UNIT
			MIN	MAX	
GNF12 ⁽¹⁾	t _{acc(DAT)}	Data maximum access time		J ⁽²⁾	GPMC_FCLK cycles

⁽¹⁾ The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.


(2) J = AccessTime * (TimeParaGranularity + 1)

Table 6-12. GPMC/NAND Flash Interface Switching Characteristics

NO.	PARAMETER		1.8V	1.8V, 3.3V		
			MIN	MAX		
	t _{R(DO)}	Rise time, output data		2.0	ns	
	t _{F(DO)}	Fall time, output data		2.0	ns	
GNF0	t _{w(nWEV)}	Pulse duration, gpmc_nwe valid time	А	(1)	ns	
GNF1	t _{d(nCSV-nWEV)}	Delay time, gpmc_ncsx(13) valid to gpmc_nwe valid	B(2) - 0.2	B(2) + 2.0	ns	
GNF2	t _{w(CLEH-nWEV)}	Delay time, gpmc_nbe0_cle high to gpmc_nwe valid	C(3) - 0.2	C(3) + 2.0	ns	
GNF3	t _{w(nWEV-DV)}	Delay time, gpmc_d[15:0] valid to gpmc_nwe valid	D(4) - 0.2	D(4) + 2.0	ns	
GNF4	t _{w(nWEIV-DIV)}	Delay time, gpmc_nwe invalid to gpmc_d[15:0] invalid	E(5) - 0.2	E(5) + 2.0	ns	
GNF5	t _{w(nWEIV-CLEIV)}	Delay time, gpmc_nwe invalid to gpmc_nbe0_cle invalid	F(6) - 0.2	F(6) + 2.0	ns	
GNF6	t _{w(nWEIV-nCSIV)}	Delay time, gpmc_nwe invalid to gpmc_ncsx(13) invalid	G(7) - 0.2	G(7) + 2.0	ns	
GNF7	t _{w(ALEH-nWEV)}	Delay time, gpmc_nadv_ale High to gpmc_nwe valid	C(3) - 0.2	C(3) + 2.0	ns	
GNF8	t _{w(nWEIV-ALEIV)}	Delay time, gpmc_nwe invalid to gpmc_nadv_ale invalid	F(6) - 0.2	F(6) + 2.0	ns	
GNF9	t _{c(nWE)}	Cycle time, Write cycle time	Н	(8)	ns	
GNF10	t _{d(nCSV-nOEV)}	Delay time, gpmc_ncsx(13) valid to gpmc_noe valid	I(9) - 0.2	I(9) + 2.0	ns	
GNF13	t _{w(nOEV)}	Pulse duration, gpmc_noe valid time	K(10)		ns	
GN F14	t _{c(nOE)}	Cycle time, Read cycle time	L(11)		ns	
GNF15	t _{w(nOEIV-nCSIV)}	Delay time, gpmc_noe invalid to gpmc_ncsx(13) invalid	M(12) - 0.2	M(12) + 2.0	ns	




- (1) A = (WEOffTime WEOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- (2) B = ((WEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (3) C = ((WEOnTime ADVOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay ADVExtraDelay)) * GPMC_FCLK
- (4) D = (WEOnTime * (TimeParaGranularity + 1) + 0.5 * WEExtraDelay) * GPMC_FCLK
- (5) E = (WrCycleTime WEOffTime * (TimeParaGranularity + 1) 0.5 * WEExtraDelay) * GPMC_FCLK
- (6) F = (ADVWrOffTime WEOffTime * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay WEExtraDelay) * GPMC_FCLK
- (7) G = (CSWrOffTime WEOffTime * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay WEExtraDelay) * GPMC_FCLK
- (8) H = WrCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK
- (9) I = ((OEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (10) K = (OEOffTime OEOnTime) * (1 + TimeParaGranularity) * GPMC_FCLK
- (11) L = RdCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK
- (12) M = (CSRdOffTime OEOffTime * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay OEExtraDelay) * GPMC_FCLK
- (13) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.



In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.


Figure 6-13. GPMC/NAND Flash – Command Latch Cycle Timing



In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

Figure 6-14. GPMC/NAND Flash - Address Latch Cycle Timing






030-034

Figure 6-15. GPMC/NAND Flash – Data Read Cycle Timing(1) (2) (3)

- (1) The GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data is internally sampled by active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.
- (2) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
- (3) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.



In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0 or 1.

030-035

Figure 6-16. GPMC/NAND Flash – Data Write Cycle Timing



6.4.2 SDRAM Controller (SDRC)

The SDRC is a dedicated interface to DDR2/LPDDR1 SDRAM that performs the following functions:

- Buffering of input image data from sensors or video sources
- · Intermediate buffering for processing/resizing of image data in the VPFE
- Numerous OSD display buffers
- Intermediate buffering for large raw Bayer data image files while performing image processing functions
- Buffering for intermediate data while performing video encode and decode functions
- · Storage of executable code for the ARM

The main features of the controller are:

- Open Core Protocol 2.2 (OCP) compliant [7].
- Supports JEDEC standard compliant DDR2 [2] and LPDDR1 [4] devices.
 - SDRAM address range over 2 chip selects.
 - Supports following data bus widths:

OCP Data Bus Width	SDRAM Data Bus Width
64 and 128-Bit	16, 32, and 64-Bit

Supports following CAS latencies:

SDRAM Type	CAS Latencies
DDR2	2, 3, 4, 5, and 6
LPDDR1	2 and 3

- Supports following number of internal banks:

SDRAM Type	Internal Banks	
DDR2	1, 2, 4, and 8	
LPDDR1	1, 2, and 4	

- Supports 256, 512, 1024, and 2048-word page sizes.
- Supports following burst lengths:

SDRAM Type	Burst Length
DDR2	8 (4 not supported)
LPDDR1	8 (2 and 4 not supported)

- Supports sequential burst type.
- SDRAM auto initialization from reset or configuration change.
- Supports Bank Interleaving across both the chip selects.
- Supports Clock Stop mode for LPDDR1 for low power.
- Supports Self Refresh and Precharge Power-Down modes for low power.
- Supports Partial Array Self Refresh and Temperature Controlled Self Refresh modes for low power in LPDDR1.
- Temperature Controlled Self Refresh is only supported for mobile SDRAM having on-chip temperature sensor.
- Supports ODT on DDR2.
- Supports prioritized refresh.
- Programmable SDRAM refresh rate and backlog counter.
- Programmable SDRAM timing parameters.
- Supports only little endian.



6.4.2.1 LPDDR Interface

This section provides the timing specification for the LPDDR interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable LPDDR memory system without the need for a complex timing closure process. For more information regarding guidelines for using this LPDDR specification, see the *Understanding TI's PCB Routing Rule-Based DDR Timing Specification* Application Report (literature number SPRAAVO).

6.4.2.1.1 LPDDR Interface Schematic

Figure 6-17 and Figure 6-18 show the LPDDR interface schematics for a LPDDR memory system. The 1 x16 LPDDR system schematic is identical to Figure 6-17 except that the high word LPDDR device is deleted.




Figure 6-17. AM3517/05 LPDDR High Level Schematic (x16 memories)






Figure 6-18. AM3517/05 LPDDR High Level Schematic (x32 memory)

6.4.2.1.2 Compatible JEDEC LPDDR Devices

Table 6-13 shows the parameters of the JEDEC LPDDR devices that are compatible with this interface. Generally, the LPDDR interface is compatible with x16 and x32 LPDDR333 speed grade LPDDR devices.

Table 6-13. Compatible JEDEC LPDDR Devices

NO.	PARAMETER	MIN	MAX	UNIT	NOTES
1	JEDEC LPDDR Device Speed Grade	LPDDR333			See Note (1)
2	JEDEC LPDDR Device Bit Width	16	32	Bits	
3	JEDEC LPDDR Device Count	1	2	Devices	See Note (2)
4	JEDEC LPDDR Device Ball Count	60	90	Balls	

⁽¹⁾ Higher LPDDR speed grades operating at the specified speeds are supported due to inherent JEDEC LPDDR backwards compatibility.

^{(2) 1} x16 LPDDR device is used for 16 bit LPDDR memory system. 1x32 or 2x16 LPDDR devices are used for a 32-bit LPDDR memory system.



6.4.2.1.3 PCB Stackup

The minimum stackup required for routing the microprocessor is a six layer stack as shown in Table 6-14. Additional layers may be added to the PCB stack up to accommodate other circuity or to reduce the size of the PCB footprint.

Table 6-14. Minimum PCB Stack Up

LAYER	TYPE	DESCRIPTION
1	Signal	Top Routing Mostly Horizontal
2	Plane	Ground
3	Plane	Power
4	Signal	Internal Routing
5	Plane	Ground
6	Signal	Bottom Routing Mostly Vertical

Table 6-15. PCB Stack Up Specifications

NO.	PARAMETER	MIN	TYP	MAX	UNIT	NOTES
1	PCB Routing/Plane Layers	6				
2	Signal Routing Layers	3				
3	Full ground layers under LPDDR routing region	2				
4	Number of ground plane cuts allowed within LPDDR routing region			0		
5	Number of ground reference planes required for each LPDDR routing 1 layer	1				
6	Number of layers between LPDDR routing layer and reference ground 0 plane			0		
7	PCB Routing Feature Size		4		Mils	
8	PCB Trace Width w		4		Mils	
9	PCB BGA escape via pad size		18		Mils	
10	PCB BGA escape via hole size		8		Mils	
11	Device BGA Pad Size					See Note ⁽¹⁾
12	LPDDR Device BGA Pad Size					See Note ⁽²⁾
13	Single Ended Impedance, ZO	50		75	Ω	
14	Impedance Control	Z-5	Z	Z + 5	Ω	See Note (3)

⁽¹⁾ Please see the Flip Chip Ball Grid Array Package Reference Guide (literature number SPRU811) for device BGA pad size.

6.4.2.1.4 Placement

Figure 6-19 shows the required placement for the microprocessor as well as the LPDDR devices. The dimensions for Figure 6-19 are defined in Table 6-16. The placement does not restrict the side of the PCB that the devices are mounted on. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For 1x16 and 1x32 LPDDR memory systems, the second LPDDR device is omitted from the placement.

⁽²⁾ Please see the LPDDR device manufacturer documentation for the LPDDR device BGA pad size.

⁽³⁾ Z is the nominal singled ended impedance selected for the PCB specified by item 12.






Figure 6-19. AM3517/05 and LPDDR Device Placement

Table 6-16. Placement Specifications


NO.	PARAMETER	MIN	MAX	UNIT	NOTES
1	X		1440	Mils	See Notes ⁽¹⁾ , ⁽²⁾
2	Υ		1030	Mils	See Notes ⁽¹⁾ , ⁽²⁾
3	Y Offset		525	Mils	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾
4	LPDDR Keepout Region				See Note ⁽⁴⁾
5	Clearance from non-LPDDR signal to LPDDR Keepout Region	4		w	See Note (5)

- (1) See Figure 6-19 for dimension definitions.
- 2) Measurements from center of device to center of LPDDR device.
- (3) For 16 bit memory systems it is recommended that Y Offset be as small as possible.
- (4) LPDDR keepout region to encompass entire LPDDR routing area.
- (5) Non-LPDDR signals allowed within LPDDR keepout region provided they are separated from LPDDR routing layers by a ground plane.

6.4.2.1.5 LPDDR Keep Out Region

The region of the PCB used for the LPDDR circuitry must be isolated from other signals. The LPDDR keep out region is defined for this purpose and is shown in Figure 6-20. The size of this region varies with the placement and LPDDR routing. Additional clearances required for the keep out region are shown in Table 6-16.





Region should encompass all LPDDR circuitry and varies depending on placement. Non-LPDDR signals should not be routed on the LPDDR signal layers within the LPDDR keep out region. Non-LPDDR signals may be routed in the region provided they are routed on layers separated from LPDDR signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this region. In addition, the 1.8 V power plane should cover the entire keep out region.

Figure 6-20. LPDDR Keepout Region

6.4.2.1.6 Net Classes

Table 6-17 lists the clock net classes for the LPDDR interface. Table 6-18 lists the signal net classes, and associated clock net classes, for the signals in the LPDDR interface. These net classes are used for the termination and routing rules that follow.

Table 6-17. Clock Net Class Definitions

CLOCK NET CLASS	PIN NAMES
СК	sdrc_clk/sdrc_nclk
DQS0	sdrc_dqs0
DQS1	sdrc_dqs1
DQS2	sdrc_dqs2
DQS3	sdrc_dqs3

Table 6-18. Signal Net Class Definitions

CLOCK NET CLASS	ASSOCIATED CLOCK NET CLASS	PIN NAMES
ADDR_CTRL	CK	sdrc_ba, sdrc_a, sdrc_ncs0, sdrc_ncas, sdrc_nras, sdrc_nwe, sdrc_cke0
DQ0	DQS0	sdrc_d, sdrc_dm0
DQ1	DQS1	sdrc_d, sdrc_dm1
DQ2	DQS2	sdrc_d, sdrc_dm2
DQ3	DQS3	sdrc_d, sdrc_dm3

6.4.2.1.7 LPDDR Signal Termination

No terminations of any kind are required in order to meet signal integrity and overshoot requirements. Serial terminators are permitted, if desired, to reduce EMI risk; however, serial terminations are the only type permitted. Table 6-19 shows the specifications for the series terminators.



Table 6-19. LPDDR Signal Terminations

NO.	PARAMETER	MIN	TYP	MAX	UNIT	NOTES
1	CK Net Class	0		10	Ω	See Note ⁽¹⁾
2	ADDR_CTRL Net Class	0	22	Zo	Ω	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾
3	Data Byte Net Classes (DQS0-DQS3, DQ0-DQ3)	0	22	Zo	Ω	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾

- (1) Only series termination is permitted, parallel or SST specifically disallowed.
- (2) Terminator values larger than typical only recommended to address EMI issues.
- Termination value should be uniform across net class.

6.4.2.1.8 LPDDR CK and ADDR CTRL Routing

Figure 6-21 shows the topology of the routing for the CK and ADDR_CTRL net classes. The route is a balanced T as it is intended that the length of segments B and C be equal. In addition, the length of A should be maximized.




Figure 6-21. CK and ADDR_CTRL Routing and Topology

Table 6-20. CK and ADDR_CTRL Routing Specification

NO.	PARAMETER	MIN	TYP	MAX	UNIT	NOTES
1	Center to Center CK-CK spacing			2w		
2	CK A to B/A to C Skew Length Mismatch			25	Mils	See Note ⁽¹⁾
3	CK B to C Skew Length Mismatch			25	Mils	
4	Center to Center CK to other LPDDR trace spacing	4w				See Note ⁽²⁾
5	CK/ADDR_CTRL nominal trace length	CACLM-50	CACLM	CACLM+50	Mils	See Note ⁽³⁾
6	ADDR_CTRL to CK Skew Length Mismatch			100	Mils	
7	ADDR_CTRL to ADDR_CTRL Skew Length Mismatch			100	Mils	
8	Center to Center ADDR_CTRL to other LPDDR trace 4w spacing	4w				See Note ⁽²⁾
9	Center to Center ADDR_CTRL to other ADDR_CTRL 3w trace spacing	3w				See Note ⁽²⁾
10	ADDR_CTRL A to B/A to C Skew Length Mismatch			100	Mils	See Note ⁽¹⁾
11	ADDR_CTRL B to C Skew Length Mismatch			100	Mils	

⁽¹⁾ Series terminator, if used, should be located closest to device.

⁽²⁾ Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

⁽³⁾ CACLM is the longest Manhattan distance of the CK and ADDR_CTRL net classes.



Figure 6-22 shows the topology and routing for the DQS and DQ net classes; the routes are point to point. Skew matching across bytes is not needed nor recommended.




Figure 6-22. DQS and DQ Routing and Topology

Table 6-21. DQS and DQ Routing Specification (1)

NO.	PARAMETER	MIN	TYP	MAX	UNIT	NOTES
2	DQS E Skew Length Mismatch			25	Mils	
3	Center to Center DQS to other LPDDR trace spacing	4w				See Note ⁽²⁾
4	DQS/DQ nominal trace length	DQLM - 50	DQLM	DQLM + 50	Mils	See Note ⁽³⁾
5	DQ to DQS Skew Length Mismatch			100	Mils	
6	DQ to DQ Skew Length Mismatch			100	Mils	
7	Center to Center DQ to other LPDDR trace spacing	4w				See Note ⁽²⁾
8	Center to Center DQ to other DQ trace spacing	3w				See Note ⁽²⁾ , ⁽⁴⁾
9	DQ E Skew Length Mismatch			100	Mils	

⁽¹⁾ Series terminator, if used, should be located closest to LPDDR.

⁽²⁾ Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

⁽³⁾ Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

⁽⁴⁾ DQLM is the longest Manhattan distance of the DQS and DQ net classes.



6.4.2.2 DDR2 Interface

This section provides the timing specification for the DDR2 interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable DDR2 memory system without the need for a complex timing closure process. For more information regarding guidelines for using this DDR2 specification, *Understanding TI's PCB Routing Rule-Based DDR2 Timing Specification* (SPRAAVO).

6.4.2.2.1 DDR2 Interface Schematic

Figure 6-23 shows the DDR2 interface schematic for a dual-memory DDR2 system. The single-memory system is shown in Figure 6-24. Pin numbers for the AM3517/05 can be obtained from the pin description section.

6.4.2.2.2 Compatible JEDEC DDR2 Devices

Table 6-22 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface. Generally, the DDR2 interface is compatible with x16 or x32 DDR2 speed grade DDR2-333 devices.

Table 6-22. Compatible JEDEC DDR2 Devices

No.	Parameter	Min	Max	Unit	Notes
1	JEDEC DDR2 Device Speed Grade	DDR2-333 MHz			See Note (1)
2	JEDEC DDR2 Device Bit Width	x16	x32	Bits	
3	JEDEC DDR2 Device Count	1	2	Devices	See Note (2)
4	JEDEC DDR2 Device Ball Count	84	92	Balls	See Note (3)

⁽¹⁾ Higher DDR2 speed grades operating at the specified speeds are supported due to inherent JEDEC DDR2 backwards compatibility.

⁽²⁾ Device count indicates number of dies. If a package contains 2 dies, that is the maximum number of devices that can be connected.

^{(3) 92} ball devices retained for legacy support. New designs should use 84 ball DDR2 devices. Electrically, the 92 and 84 ball DDR2 devices are the same.



6.4.2.2.3 PCB Stackup


The minimum stackup required for routing the AM3517/05 is a six layer stack as shown in Table 6-23. Additional layers may be added to the PCB stack up to accommodate other circuitry or to reduce the size of the PCB footprint.

Table 6-23. Minimum PCB Stack Up

Layer	Туре	Description
1	Signal	Top Routing Mostly Horizontal
2	Plane	Ground
3	Plane	Power
4	Signal	Internal Routing
5	Plane	Ground
6	Signal	Bottom Routing Mostly Vertical




Complete stack up specifications are provided in Table 6-24.



A. See VREF Routing and Topology figure for information on capacitor placement.

Figure 6-23. DDR2 Dual-Memory High Level Schematic





A. See VREF Routing and Topology figure for information on capacitor placement.

Figure 6-24. DDR2 Single-Memory High Level Schematic



Table 6-24. PCB Stack Up Specifications

No.	Parameter	Min	Тур	Max	Unit	Notes
1	PCB Routing/Plane Layers	6				
2	Signal Routing Layers	3				
3	Full ground layers under DDR2 routing Region	2				
4	Number of ground plane cuts allowed within DDR routing region			0		
5	Number of ground reference planes required for each DDR2 routing layer	1				
6	Number of layers between DDR2 routing layer and ground plane			0		
7	PCB Routing Feature Size		4		Mils	
8	PCB Trace Width w		4		Mils	
9	PCB BGA escape via pad size		20		Mils	
10	PCB BGA escape via hole size		10		Mils	
11	AM3517/05 BGA pad size		12			See Note (1)
12	DDR2 Device BGA pad size					See Note (2)
13	Single Ended Impedance, Zo	50		75	Ω	
14	Impedance Control	Z-5	Z	Z+5	Ω	See Note (3)

- (1) The recommended pad size is 0.3 mm per IPC-7351 specification.
- (2) Please refer to IPC standard IPC-7351 or manufacturer's recommendations for correct BGA pad size.
- (3) Z is the nominal singled ended impedance selected for the PCB specified by item 12.

6.4.2.2.4 Placement

Figure 6-24 shows the required placement for the DDR2 devices. The dimensions for Figure 6-25 are defined in Table 6-25. The placement does not restrict the side of the PCB that the devices are mounted on. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For single-memory DDR2 systems, the second DDR2 device is omitted from the placement.




Figure 6-25. DDR2 Device Placement




Table 6-25. Placement Specifications

No.	Parameter	Min	Max	Unit	Notes
1	X		1750	Mils	See Notes (1), (2)
2	Υ		1280	Mils	See Notes (1), (2)
3	Y Offset		650	Mils	See Notes (1). (2),
4	DDR2 Keepout Region				See Note (4)
5	Clearance from non-DDR2 signal to DDR2 Keepout Region	4		w	See Note (5)

- (1) See Figure 6-23 for dimension definitions.
- (2) Measurements from center of AM3517/05 device to center of DDR2 device.
- (3) For single memory systems it is recommended that Y Offset be as small as possible.
- (4) DDR2 Keepout region to encompass entire DDR2 routing area
- (5) Non-DDR2 signals allowed within DDR2 keepout region provided they are separated from DDR2 routing layers by a ground plane.

6.4.2.2.5 DDR2 Keep Out Region

The region of the PCB used for the DDR2 circuitry must be isolated from other signals. The DDR2 keep out region is defined for this purpose and is shown in Figure 6-26. The size of this region varies with the placement and DDR routing. Additional clearances required for the keep out region are shown in Table 6-25.



Region should encompass all DDR2 circuitry and varies depending on placement. Non-DDR2 signals should not be routed on the DDR signal layers within the DDR2 keep out region. Non-DDR2 signals may be routed in the region provided they are routed on layers separated from DDR2 signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this region. In addition, the 1.8 V power plane should cover the entire keep out region.

Figure 6-26. DDR2 Keepout Region



6.4.2.2.6 Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR2 and other circuitry. Table 6-26 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the AM3517/05 and DDR2 interfaces. Additional bulk bypass capacitance may be needed for other circuitry.

Table 6-26. Bulk Bypass Capacitors

No.	Parameter	Min	Max	Unit	Notes
1	VDDS Bulk Bypass Capacitor Count	3		Devices	See Note
2	VDDS Bulk Bypass Total Capacitance	30		uF	
3	DDR#1 Bulk Bypass Capacitor Count	1		Devices	See Note
4	DDR#1 Bulk Bypass Total Capacitance	22		uF	
5	DDR#2 Bulk Bypass Capacitor Count	1		Devices	See Notes
6	DDR#2 Bulk Bypass Total Capacitance	22		uF	See Note

⁽¹⁾ These devices should be placed near the device they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass caps.

⁽²⁾ Only used on dual-memory systems



6.4.2.2.7 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR2 interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass cap, AM3517/05 DDR2 power, and AM3517/05 DDR2 ground connections. Table 6-27 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB.

6.4.2.2.8 Net Classes

Table 6-28 lists the clock net classes for the DDR2 interface. Table 6-29 lists the signal net classes, and associated clock net classes, for the signals in the DDR2 interface. These net classes are used for the termination and routing rules that follow.

Table 6-27. High-Speed Bypass Capacitors

No.	Parameter	Min	Max	Unit	Notes
1	HS Bypass Capacitor Package Size		0402	10 Mils	See Note (1)
2	Distance from HS bypass capacitor to device being bypassed		250	Mils	
3	Number of connection vias for each HS bypass capacitor	2		Vias	See Note (2)
4	Trace length from bypass capacitor contact to connection via	1	30	Mils	
5	Number of connection vias for each DDR2 device power or ground balls	1		Vias	
6	Trace length from DDR2 device power ball to connection via		35	Mils	
7	VDDS HS Bypass Capacitor Count	20		Devices	See Note (3)
8	VDDS HS Bypass Capacitor Total Capacitance	1.2		μF	
9	DDR#1 HS Bypass Capacitor Count	8		Devices	See Note (3)
10	DDR#1 HS Bypass Capacitor Total Capacitance	0.4		μF	
11	DDR#2 HS Bypass Capacitor Count	8		Devices	See Notes
12	DDR#2 HS Bypass Capacitor Total Capacitance	0.4		μF	See Note (4)

⁽¹⁾ LxW, 10 mil units, i.e., a 0402 is a 40x20 mil surface mount capacitor

⁽²⁾ An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board.

⁽³⁾ These devices should be placed as close as possible to the device being bypassed.

⁽⁴⁾ Only used on dual-memory systems



Table 6-28. Clock Net Class Definitions

Clock Net Class	AM3517/05 Device Pin Names
CK	sdrc_clk/sdrc_nclk
DQS0	sdrc_dqs0p /sdrc_dqs0n
DQS1	sdrc_dqs1p /sdrc_dqs1n
DQS2	sdrc_dqs2p/sdrc_dqs2n
DQS3	sdrc_dqs3p/sdrc_dqs3n

Table 6-29. Signal Net Class Definitions

Clock Net Class	Associated Clock Net Class	AM3517/05 Device Pin Names
ADDR_CTRL	СК	sdrc_ba[2:0], sdrc_ncs1, sdrc_a[14:0], sdrc_ncs0 , sdrc_ncas, sdrc_nras, sdrc_nwe, sdrc_cke0
DQ0	DQS0	sdrc_d[7:0], sdrc_dm0
DQ1	DQS1	sdrc_d[15:8], sdrc_dm1
DQ2	DQS2	sdrc_d[23:16],sdrc_dm2
DQ3	DQS3	sdrc_d[31:24],sdrc_dm3
SDRC_STRBEN0	CK,DQS0,DQS1	sdrc_strben0, sdrc_strben_dly0
SDRC_STRBEN1	CK,DQS2,DQS3	sdrc_strben1, sdrc_strben_dly1

6.4.2.2.9 DDR2 Signal Termination

No terminations of any kind are required in order to meet signal integrity and overshoot requirements. Serial terminators are permitted, if desired, to reduce EMI risk; however, serial terminations are the only type permitted. Table 6-30 shows the specifications for the series terminators.

Table 6-30. DDR2 Signal Terminations

No.	Parameter	Min	Тур	Max	Unit	Notes
1	CLK Net Class	0		10	Ω	See Note (1)
2	ADDR_CTRL Net Class	0	22	Zo	Ω	See Notes (1),
3	Data Byte Net Classes (DQS0-DQS1, D0-D31)	0	22	Zo	Ω	See Notes (1),
4	SDRC_STRBENx Net Class (SDRC_STRBENx)	0	10	Zo	Ω	See Notes (1),

⁽¹⁾ Only series termination is permitted, parallel or SST specifically disallowed.

⁽²⁾ Terminator values larger than typical only recommended to address EMI issues.

⁽³⁾ Termination value should be uniform across net class.



6.4.2.2.10 VREF Routing

VREF is used as a reference by the input buffers of the DDR2 memories as well as the AM3517/05 . VREF is intended to be half of the DDR2 power supply voltage and should be created using a resistive divider as shown in Figure 6-23. Other methods of creating VREF are not recommended. Figure 6-27 shows the layout guidelines for VREF.




Figure 6-27. VREF Routing and Topology

6.4.2.2.11 DDR2 CLK and ADDR CTRL Routing

Figure 6-28 shows the topology of the routing for the CLK and ADDR_CTRL net classes. The route is a balanced T as it is intended that the length of segments B and C be equal. In addition, the length of A should be maximized.




Figure 6-28. CLK and ADDR_CTRL Routing and Topology



Table 6-31. CLK and ADDR_CTRL Routing Specification (1)

No	Parameter	Min	Тур	Max	Unit	Notes
1	Center to center DQS-DQSN spacing			2w		
2	CK differential pair Skew Length Mismatch ⁽²⁾			25	Mils	See Note (1)
3	CLKB to CLKC Skew Length Mismatch			25	Mils	
4	Center to center CLK to other DDR2 trace spacing	4w				See Note (3)
5	CK/ADDR_CTRL nominal trace length	CACLM-50	CACLM	CACLM+50	Mils	See Note (4)
6	ADDR_CTRL to CLK Skew Length Mismatch			100	Mils	
7	ADDR_CTRL to ADDR_CTRL Skew Length Mismatch			100	Mils	
8	Center to center ADDR_CTRL to other DDR2 trace spacing	4w				See Note (3)
9	Center to center ADDR_CTRL to other ADDR_CTRL trace spacing	3w				See Note (3)
10	ADDR_CTRL A to B, ADDR_CTRL A to C, Skew Length Mismatch			100	Mils	See Note (1)
11	ADDR_CTRL B to C Skew Length Mismatch			100	Mils	

- (1) Series terminator, if used, should be located closest to AM3517/05
- (2) Differential impedance should be 100-ohms.
- (3) Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.
- (4) CAČLM is the longest Manhattan distance of the CLK and ADDR_CTRL net classes.

Figure 6-29 shows the topology and routing for the DQS and Dx net classes; the routes are point to point. Skew matching across bytes is not needed nor recommended.




Figure 6-29. DQS and Dx Routing and Topology



Table 6-32. DQS and Dx Routing Specification (1) (2)

No.	Parameter	Min	Тур	Max	Unit	Notes
1	Center to center DQS-DQSN spacing			2w		
2	DQS E differential pair Skew Length Mismatch (3)			25	Mils	
3	Center to center DQS to other DDR2 trace spacing	4w				See Note (4)
4	DQS/Dx nominal trace length	DQLM-50	DQLM	DQLM+ 50	Mils	See Notes (2),
5	Dx to DQS Skew Length Mismatch			100	Mils	See Note (5)
6	Dx to Dx Skew Length Mismatch			100	Mils	See Note (5)
7	Center to center Dx to other DDR2 trace spacing	4w				See Notes (4),
8	Center to Center Dx to other Dx trace spacing	3w				See Notes (7),

- (1) "Dx" indicates a data line. E indicates length of DQS differential pair or Dx signal.
- (2) Series terminator, if used, should be located closest to DDR.
- (3) Differential impedance should be 100-ohms.
- (4) Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.
- (5) There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte 1.
- (6) Dx's from other DQS domains are considered other DDR2 trace.
- (7) DQLM is the longest Manhattan distance of each of the DQS and Dx net classes.

Figure 6-30 shows the routing for the SDRC_STRBENx net classes. Table 6-33 contains the routing specification. SDRC_STRBENx net classes should be shielded from or routed on different layers than the DQx net classes.




Figure 6-30. SDRC_STRBENx Routing




Table 6-33. SDRC_STRBENx Routing Specification (1)(2)

No.	Parameter	Min	Тур	Max	Unit	Notes
1	SDRC_STRBEN0 Length F		CKB0B1			See Note (3)
	SDRC_STRBEN1 Length F		CKB0B2			See Note (4)
3	Center to center SDRC_STRBENx to any other trace spacing	4w				
4	DQS/Dx nominal trace length	DQLM-50	DQLM	DQLM+50	Mils	
5	SDRC_STRBENx Skew			100	Mils	See Note (5)

- (1) STRBENx termination resistors should be placed close to AM3517/05 STRBENx signal (not close to STRBEN_DLYx signal).
- (2) Ensure signal velocities across different layers are taken into account when calculating STRBENx length. For example, if DQS0 and DSQ1 are 1inch each, and DQS0 is on a layer that is 10% faster, use 1.1inch as the length for DQS0.
- (3) CKB0B1 is the sum of the length of the CLK (the portion that goes to the memory associated with DQS0 and DQS1) plus the average length of the DQS0 and DQS1 differential pairs.
- (4) CKB0B2 is the sum of the length of the CLK (the portion that goes to the memory associated with DQS2 and DQS3) plus the average length of the DQS2 and DQS3 differential pairs.
- (5) Skew from CKB0B1 or CKB0B2.

6.4.2.2.12 On Die Termination (ODT)

ODT should only be used with 1 chip select as shown in Figure 6-31. If using sdrc_cs0 and sdrc_cs1, sdrc_odt should not be used. ODT signals should be tied off at the memory.



vo DDR2 on One Chip Select

Figure 6-31. ODT Connection Using One Chip select (sdrc_cs0)



6.5 Video Interfaces

6.5.1 Video Processing Subsystem (VPSS)

The Video Processing Sub-System (VPSS) provides a Video Processing Front End (VPFE) input interface for external imaging peripherals (i.e., image sensors, video decoders, etc.).

6.5.1.1 Video Processing Front End (VPFE)

The Video Processing Front-End (VPFE) controller receives input video/image data from external capture devices and stores it to external memory which is transferred into the external memory via a built in DMA engine. An internal buffer block provides a high bandwidth path between the VPSS module and the external memory. The Cortex-A8 will process the image data based on application requirements.



6.5.1.1.1 Video Processing Front End (VPFE) Timing

The following tables assume testing over recommended operating conditions.

Table 6-34. VPFE Timing Requirements

NO	PARAMETER		1.8V,	3.3V		
NO.		MIN	MAX	UNIT		
VF1	t _{c(VDIN_CLK)}	Cycle time, pixel clock input, VDIN_CLK	13.33	100	ns	
VF2	t _{su(VDIN_D-VDIN_CLK)}	Setup time, VDIN_D to VDIN_CLK rising edge	3.5		ns	
VF3	t _{su(VDIN_HD-VDIN_CLK)}	Setup time, VDIN_HD to VDIN_CLK rising edge	3.5		ns	
VF4	t _{su(VDIN_VD-VDIN_CLK)}	Setup time, VDIN_VD to VDIN_CLK rising edge	3.5		ns	
VF5	t _{su(VDIN_WEN-VDIN_CLK)}	Setup time, VDIN_WEN to VDIN_CLK rising edge	3.5		ns	
VF6	t _{su(C_FLD-VDIN_CLK)}	Setup time, VDIN_FIELD to VDIN_CLK rising edge	3.5		ns	
VF7	t _{h(VDIN_CLK-VDIN_D)}	Hold time, VDIN_D valid after VDIN_CLK rising edge	2.5		ns	
VF8	t _{h(VDIN-HD-VDIN_CLK)}	Hold time, VDIN_HD to VDIN_CLK rising edge	2.5		ns	
VF9	th(VDIN_VD-VDIN_CLK)	Hold time, VDIN_VD to VDIN_CLK rising edge	2.5		ns	
VF10	th(VDIN_WEN-VDIN_CLK)	Hold time, VDIN_WEN to VDIN_CLK rising edge	2.5		ns	
VF11	t _{h(C_FLD-VDIN_CLK)}	Hold time, VDIN_FIELD to VDIN_CLK rising edge	2.5		ns	

Table 6-35. VPFE Output Switching Characteristics

NO	PARAMETER		1.8V,	1.8V, 3.3V		
NO.			MIN	MAX	UNIT	
VF12	t _{d(VDIN_HD-VDIN_CLK)}	Output delay time, VDIN_HD to CLK rising edge		10	ns	
VF13	t _{d(VDIN_VD-VDIN_CLK)}	Output delay time, VDIN_VD to CLK rising edge		10	ns	
VF14	t _{d(VDIN_WEN-VDIN_CLK)}	Output delay time, VDIN_WEN to CLK rising edge		10	ns	
VF15	toh(VDIN_HD-VDIN_CLK)	Output hold time, VDIN_HD to CLK rising edge	0.5		ns	
VF16	t _{oh(VDIN_VD-VDIN_CLK)}	Output hold time, VDIN_VD to CLK rising edge	0.5		ns	
VF17	toh(C_FLD-VDIN_CLK)	Output hold time, VDIN_FLD to CLK rising edge	0.5		ns	




Figure 6-32. VPFE0 Input Timings






Figure 6-33. VPFE Output Timings




Figure 6-34. VPFE Input Timings With VDINO HD as Pixel Clock

6.5.2 Display Subsystem (DSS)

The display subsystem (DSS) provides the logic to display the video frame from external (SDRAM) or internal (SRAM) memory on an LCD panel or a TV set. The DSS integrates a display controller. It can be used in two configurations:

- LCD display support in:
 - Bypass mode (RFBI module bypassed)
 - RFBI mode (through RFBI module)
- TV display support (not discussed in this document because of its analog IO signals)

The two display supports can be active at the same time.

6.5.2.1 LCD Display Support in Bypass Mode

Two types of LCD panel are supported:

- Thin film transistor (TFT) or active matrix technology
- Supertwisted nematic (STN) or passive matrix technology

Both configurations are discussed in the following paragraphs.

6.5.2.1.1 LCD Display in TFT Mode

Table 6-36 assumes testing over the recommended operating conditions (see Figure 6-35).

Table 6-36. LCD Display Interface Switching Characteristics in TFT Mode⁽¹⁾

NO.	PARAMETER		1.8V,	UNIT	
			MIN	MAX	
DL0	t _{d(PCLKA-HSYNCT)}	Delay time, dss_pclk active edge to dss_hsync transition	-4.215	4.215	ns
DL1	t _{d(PCLKA-VSYNCT)}	Delay time, dss_pclk active edge to dss_vsync transition	-4.215	4.215	ns
DL2	t _{d(PCLKA-ACBIASA)}	Delay time, dss_pclk active edge to dss_acbias active level	-4.215	4.215	ns
DL3	t _{d(PCLKA-DATAV)}	Delay time, dss_pclk active edge to dss_data bus valid	-4.215	4.215	ns

(1) The capacitive load is equivalent to 25 pF.



Table 6-36. LCD Display Interface Switching Characteristics in TFT Mode⁽¹⁾ (continued)

NO.	PARAMETER 1.8V, 3.3		3.3V	UNIT	
			MIN	MAX	
DL4	t _{c(PCLK)}	Cycle time ⁽²⁾ , dss_pclk	13.468		ns
DL5	t _{w(PCLK)}	Pulse duration, dss_pclk low or high	6.06	7.46	ns
	C _{load}	Load capacitance		25	pF

(2) The pixel clock frequency is software programmable via the pixel clock divider configuration from 1 to 255 division range in the DISPC_DIVISOR register.




Figure 6-35. LCD Display in TFT Mode(1) (2) (3) (4)

- (1) The pixel data bus depends on the use of 8-, 9-, 12-, 16-, 18-, or 24-bit per pixel data output pins.
- (2) The pixel clock frequency is programmable.
- (3) All timings not illustrated in the waveform are programmable by software, control signal polarity, and driven edge of dss_pclk.
- (4) For more information, see the AM35x Technical Reference Manual (TRM) [literature number SPRUGR0].

6.5.2.1.2 LCD Display in STN Mode

Table 6-37 assumes testing over the recommended operating conditions (see Figure 6-36).

Table 6-37. LCD Display Interface Switching Characteristics in STN Mode⁽¹⁾ (2) (3)

NO.	PARAMETER		1.8V	1.8V, 3.3V	
			MIN	MAX	
DL3	t _{d(PCLKA-DATAV)}	Delay time, dss_pclk active edge to dss_data bus valid	-4.21	6.9	ns
DL4	t _{c(PCLK)}	Cycle time ⁽⁴⁾ , dss_pclk	22.73		ns
DL5	t _{w(PCLK)}	Pulse duration, dss_pclk low or high	10.23	12.5	ns
	C _{load}	Load capacitance		40	pF

⁽¹⁾ The DSS in STN mode is used with 4 or 8 pins only; unused pixel data bits always remain low.

²⁾ The capacitive load is equivalent to 40 pF.

⁽³⁾ For more information, see the AM35x Technical Reference Manual (TRM) [literature number SPRUGR0].

⁽⁴⁾ The pixel clock frequency is software programmable via the pixel clock divider configuration from 1 to 255 division range in the DISPC_DIVISOR register.






Figure 6-36. LCD Display in STN Mode(1) (2) (3) (4) (5)

- (1) The pixel data bus depends on the use 4-, 8-, 12-, 16-, 18-, or 24-bit per pixel data output pins.
- (2) All timings not illustrated in the waveform are programmable by software, control signal polarity, and driven edge of dss_pclk.
- (3) dss_vsync width must be programmed to be as small as possible.
- (4) The pixel clock frequency is programmable.
- (5) For more information, see the AM35x Technical Reference Manual (TRM) [literature number SPRUGR0].



6.6 Serial Communications Interfaces

6.6.1 Multichannel Buffered Serial Port (McBSP) Timing

There are five McBSP modules called McBSP1 through McBSP5. McBSP provides a full-duplex, direct serial interface between the AM3517/05 device and other devices in a system such as other application devices or codecs. It can accommodate a wide range of peripherals and clocked frame-oriented protocols (I2S, PCM, and TDM) due to its high level of versatility.

The McBSP1-5 modules may support two types of data transfer at the system level:

- The full-cycle mode, for which one clock period is used to transfer the data, generated on one edge and captured on the same edge (one clock period later).
- The half-cycle mode, for which one half clock period is used to transfer the data, generated on one edge and captured on the opposite edge (one half clock period later). Note that a new data is generated only every clock period, which secures the required hold time.

The interface clock (CLKX/CLKR) activation edge (data/frame sync capture and generation) has to be configured accordingly with the external peripheral (activation edge capability) and the type of data transfer required at the system level.

The AM3517/05 McBSP1-5 timing characteristics are described for both rising and falling activation edges. McBSP1 supports:

- 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.
- 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back via software configuration, respectively, to the clkr and fsr internal signals for data receive.

McBSP2, 3, 4, and 5 support only the 4-pin mode.

The following sections describe the timing characteristics for applications in normal mode (that is, AM3517/05 McBSPx connected to one peripheral) and TDM applications in multipoint mode.

6.6.1.1 McBSP in Normal Mode

The following tables assume=testing over the recommended operating conditions.

Table 6-38. McBSP Timing Conditions

TIMING	CONDITION PARAMETER	ARAMETER 1.8V, 3.3 V	
Input Conditio	ns	VALUE	
t _R	Input signal rise time	2 ⁽¹⁾	ns
t _F	Input signal fall time	2	ns
Output Condit	ions		
C _{LOAD}	Output load capacitance	10	pF

⁽¹⁾ Maximum value.

Table 6-39. McBSP1,2,4,5 Output Clock Pulse Duration

PARAMETER	PARAMETER		VDDSHV = 1.8V, 3.3V			
		MIN	MAX			
tC(CLK)	Cycle Time, mcbsp1_clkr/mcbspx_clkx	20.83		ns		
tW(CLKH)	Typical pulse duration, mcbsp1_clkr / mcbspx_clkx high ⁽¹⁾	0.5*P ⁽²⁾	0.5*P ⁽²⁾	ns		

⁽¹⁾ In mcbspx, x identifies the McBSP number; 1, 2, 4, or 5.

⁽²⁾ P = mcbsp1_clkr / mcbspx_clkx clock period.



Table 6-39. McBSP1,2,4,5 Output Clock Pulse Duration (continued)

PARAMETER		VDDSHV =	VDDSHV = 1.8V, 3.3V			
tW(CLKL)	Typical pulse duration, mcbsp1_clkr / mcbspx_clkx low ⁽¹⁾	0.5*P ⁽²⁾	0.5*P ⁽²⁾	ns		
tdc(CLK)	Duty cycle error, mcbsp1_clkr / mcbspx_clkx ⁽¹⁾	-0.75	0.75	ns		

Table 6-40. McBSP3 Output Clock Pulse Duration

	PARAMETER	VDD	VDDSHV = 1.8V, 3.3V		
		MIN	MAX		
tC(CLK)	Cycle time, mcbsp3_clkx	31.25		ns	
tW(CLKH)	Typical pulse duration, mcbsp3_clkx high	0.5*P ⁽¹⁾	0.5*P ⁽¹⁾	ns	
tW(CLKL)	Typical pulse duration, mcbsp3_clkx low	0.5*P ⁽¹⁾	0.5*P ⁽¹⁾	ns	
tdc(CLK)	Duty cycle error, mcbsp3_clkx	-0.75	0.75	ns	

⁽¹⁾ P = mcbsp3_clkx clock period

6.6.1.1.1 McBSP1

The following tables show the timing requirements and switching characteristics for McBSP1.

Table 6-41. McBSP1 Timing Requirements - Rising Edge and Receive Mode

No.		PARAMETER		V	DDSHV=3.3V	V	DDSHV=1.8V	UNIT
				MIN	MAX	MIN	MAX	
B3	tsu(DRV- CLKAE)	Setup time, mcbsp1_dr valid before mcbsp1_clkr / mcbsp1_clkx	Half Cycle Master	5.0		5.0		ns
			Half Cycle Slave	5.2		5.2		ns
		active edge	Full Cycle Master	4.0		4.0		ns
			Full Cycle Slave	4.2		4.2		ns
B4	th(CLKAE- DRV)	Hold time, mcbsp1_dr	Half Cycle Master	5.8		5.8		ns
		valid after mcbsp1_clkr / mcbsp1_clkx	Half Cycle Slave	5.2		5.2		ns
		active edge	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSV- CLKAE)	Setup time, mcbsp1_fsr /	Half Cycle Slave	5.2		5.2		ns
		mcbsp1_fsx valid before mcbsp1_clkr / mcbsp1_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKAE-FSV)	Hold time, mcbsp1_fsr /	Half Cycle Slave	0.5		0.5		ns
		mcbsp1_fsx valid after mcbsp1_clkr / mcbsp1_clkx active edge	Full Cycle Slave	1.0		1.0		ns



Table 6-42. McBSP1 Switching Characteristics - Rising Edge and Receive Mode

No.	PARAMETER	PARAMETER		VDDSI	VDDSHV=3.3V		IV=1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKAE-FSV)	Delay time, mcbsp1_clkr active edge to mcbsp1_fsr / mcbsp1_fsx valid		0.2	14.8	0.2	14.8	ns

Table 6-43. McBSP1 Timing Requirements - Rising Edge and Transmit Mode

No.	PARAMETER			V	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- Setup time, CLKXAE) mcbsp1_fsx		Full Cycle Slave	5.2		4.7		ns
		valid before mcbsp1_clkx active edge		4.2		3.7		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp1_fsx	Full Cycle Slave	5.2		4.7		ns
		valid after mcbsp1_clkx active edge	Half Cycle Slave	1.0		0.5		ns

Table 6-44. McBSP1 Switching Characteristics - Rising Edge and Transmit Mode

No.	PARAMETER			VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp1_clkx active edge to mcbsp1_fsx valid		0.2	14.8	0.7	14.8	ns
B8	td(CLKXAE-	Delay time,	Master	0.6	14.8	0.6	14.8	ns
	DXV)	mcbsp1_clkx active edge to mcbsp1_dx valid	Slave	0.6	14.8	0.6	14.8	ns

Table 6-45. McBSP1 Timing Requirements - Falling Edge and Receive Mode

No.	PARAMETER			VI	DDSHV = 3.3V	VI	DDSHV = 1.8V	UNIT
			MIN	MAX	MIN	MAX		
В3	tsu(DRV- CLKAE)	NE) mcbsp1_dr	Half Cycle Master	5.0		5.0		ns
		valid before mcbsp1_clkr / mcbsp1_clkx	Half Cycle Slave	5.2		5.2		ns
		active edge	Full Cycle Master	4.0		4.0		ns
			Full Cycle Slave	4.2		4.2		ns
B4	th(CLKAE- DRV)		Half Cycle Master	5.8		5.8		ns
			Half Cycle Slave	5.2		5.2		ns
		active edge	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSV- CLKAE)	Setup time, mcbsp1_fsr /	Half Cycle Slave	5.2		5.2		ns
		mcbsp1_fsx valid before mcbsp1_clkr / mcbsp1_clkx active edge	Full Cycle Slave	4.2		4.2		ns



Table 6-45. McBSP1 Timing Requirements - Falling Edge and Receive Mode (continued)

No.	PARAMETER	PARAMETER			VDDSHV = 3.3V		V = 1.8V	UNIT
B6	th(CLKAE-FSV)	Hold time, mcbsp1_fsr /	Half Cycle Slave	0.5		0.5		ns
		mcbsp1_fsx valid after mcbsp1_clkr / mcbsp1_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-46. McBSP1 Switching Characteristics - Falling Edge and Receive Mode

No.	PARAMETER	PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V	
			MIN	MAX	MIN	MAX	
B2	td(CLKAE-FSV)	Delay time, mcbsp1_clkr / mcbsp1_clkx active edge to mcbsp1_fsr / mcbsp1_fsx valid	0.2	14.8	0.7	14.8	ns

Table 6-47. McBSP1 Timing Requirements - Falling Edge and Transmit Mode

No.	PARAMETER			V	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- Setup time, mcbsp1_fsx		Half Cycle Slave	5.2		5.2		ns
		valid before mcbsp1_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- Hold time, mcbsp1_fsx		Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp1_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-48. McBSP1 Switching Characteristics - Falling Edge and Transmit Mode

No.	PARAMETER	AMETER			V = 3.3V	VDDSHV = 1.8V		UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp1_clkx active edge to mcbsp1_fsx valid		0.2	14.8	0.2	14.8	ns
B8	td(CLKXAE-	Delay time,	Master	0.6	14.8	0.6	14.8	ns
	DXV)	mcbsp1_clkx active edge to mcbsp1_dx valid	Slave	0.6	14.8	0.6	14.8	ns



6.6.1.1.2 McBSP2

The following tables show the timing requirements and switching characteristics for McBSP2.

Table 6-49. McBSP2 Timing Requirements - Rising Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B3	tsu(DRV- CLKXAE)	Setup time, mcbsp2_dr	Half Cycle Master	5.0		5.0		ns
		valid before mcbsp2_clkx active edge	Half Cycle Slave	5.2		5.2		ns
		donvo odgo	Full Cycle Master	4.2		4.2		ns
			Full Cycle Slave	4.2		4.2		ns
B4	th(CLKXAE- DRV)	Hold time, mcbsp2_dr	Half Cycle Master	5.8		5.8		ns
		valid after mcbsp2_clkx active edge	Half Cycle Slave	5.2		5.2		ns
		donvo odgo	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSV- CLKXAE)	Setup time, mcbsp2_fsx	Half Cycle Slave	5.2		5.2		ns
		valid before mcbsp2_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- FSV)	Hold time, mcbsp2_fsx	Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp2_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-50. McBSP2 Switching Characteristics - Rising Edge and Receive Mode

No.	PARAMETER		VDDSH	VDDSHV = 3.3V		V = 1.8V	UNIT	
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp2_clkx active edge to mcbsp2_fsx valid		0.2	14.8	0.2	14.8	ns

Table 6-51. McBSP2 Timing Requirements - Rising Edge and Transmit Mode

No.		PARAMETER		VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)	Setup time, mcbsp2_fsx	Half Cycle Slave	5.2		4.7		ns
		valid before mcbsp2_clkx active edge Full Cycle Slave	4.2		3.7		ns	
B6	th(CLKXAE- FSXV)	Hold time, mcbsp2_fsx	Half Cycle Slave	5.2		4.7		ns
		valid after mcbsp2_clkx active edge Full Cycle Slave	1.0		0.5		ns	



Table 6-52. McBSP2 Switching Characteristics - Rising Edge and Transmit Mode

No.		PARAMETER			VDDSHV = 3.3V		DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp2_clkx active edge to mcbsp2_fsx valid		0.2	14.8	0.2	14.8	ns
B8	td(CLKXAE-	Delay time,	Master	0.6	14.8	0.6	14.8	ns
	DXV)	mcbsp2_clkx active edge to mcbsp2_dx valid	Slave	0.6	14.8	0.6	14.8	ns

Table 6-53. McBSP2 Timing Requirements - Falling Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B3	tsu(DRV- CLKXAE)	Setup time, mcbsp2_dr	Half Cycle Master	5.0		5.0		ns
		valid before mcbsp2_clkx active edge	Half Cycle Slave	5.2		5.2		ns
		donvo oago	Full Cycle Master	4.2		4.2		ns
			Full Cycle Slave	4.2		4.2		ns
B4	th(CLKXAE- DRV)	RV) mcbsp2_dr	Half Cycle Master	5.8		5.8		ns
		valid after mcbsp2_clkx active edge	Half Cycle Slave	5.2		5.2		ns
		asars sage	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSXV- CLKXAE)	Setup time, mcbsp2_fsx	Half Cycle Slave	5.2		5.2		ns
		valid before mcbsp2_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp2_fsx	Half Cycle Slave	5.2		5.2		ns
	,	valid after mcbsp2_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-54. McBSP2 Switching Characteristics - Falling Edge and Receive Mode

No.	PARAMETER		VDDSH	VDDSHV = 3.3V		VDDSHV = 1.8V	
			MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp2_clkx active edge to mcbsp2_fsx valid	0.2	14.8	0.2	14.8	ns

Table 6-55. McBSP2 Timing Requirements - Falling Edge and Transmit Mode

No.		PARAMETER			VDDSHV = 3.3V		DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)			5.2		5.2		ns
				4.2		4.2		ns
B6	th(CLKXAE- FSXV)		Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp2_clkx active edge	Full Cycle Slave	1.0		1.0		ns



Table 6-56. McBSP2 Switching Characteristics - Falling Edge and Transmit Mode

No.	PARAMETER	PARAMETER		VD	VDDSHV = 3.3V		VDDSHV = 1.8V	
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- Delay time, mcbsp2_clkx active edge to mcbsp2_fsx valid		0.2	14.8	0.2	14.8	ns	
B8	td(CLKXAE-		Master	0.6	14.8	0.6	14.8	ns
	DXV)	mcbsp2_clkx active edge to mcbsp2_dx valid	Slave	0.6	14.8	0.6	14.8	ns

6.6.1.1.3 McBSP3

6.6.1.1.3.1 McBSP3 Multiplexed on McBSP3 Pins

The following tables show the timing conditions and switching characteristics for McBSP3 multiplexed on McBSP3 pins.

Note: All timings apply only to Set #1- multiplexing on mcbsp3 pins.

Table 6-57. McBSP3 (Set #1) Timing Requirements - Rising Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
В3	tsu(DRV- CLKXAE)	Setup time, mcbsp3_dr	Half Cycle Master	7.5		7.5		ns
		valid before mcbsp3_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		dollve edge	Full Cycle Master	5.6		5.6		ns
			Full Cycle Slave	5.8		5.8		ns
B4	th(CLKXAE- DRV)	Hold time, mcbsp3_dr	Half Cycle Master	8.3		8.3		ns
		valid after mcbsp3_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		acare sage	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSV- CLKXAE)	Setup time, mcbsp3_fsx	Half Cycle Slave	7.7		7.7		ns
		valid before mcbsp3_clkx active edge	Full Cycle Slave	5.8		5.8		ns
B6	th(CLKXAE- FSV)	Hold time, mcbsp3_fsx	Half Cycle Slave	7.7		7.7		ns
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-58. McBSP3 (Set #1) Switching Characteristics - Rising Edge and Receive Mode

No.	PARAMETER		VDDSH	VDDSHV = 3.3V		VDDSHV = 1.8V		
			MIN	MAX	MIN	MAX		
B2	td(CLKXAE- FSXV)	Delay time, mcbsp3_clkx active edge to mcbsp3_fsx valid	0.2	22.2	0.2	22.2	ns	



Table 6-59. McBSP3 (Set #1) Timing Requirements - Rising Edge and Transmit Mode

No.		PARAMETER			VDDSHV = 3.3V		VDDSHV = 1.8V	
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)	(AE) mcbsp3_fsx Slave	Half Cycle Slave	7.7		7.7		ns
			Full Cycle Slave	5.8		5.8		ns
B6			Half Cycle Slave	7.7		7.7		ns
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1		1		ns

Table 6-60. McBSP3 (Set #1) Switching Characteristics - Rising Edge and Transmit Mode

No.		PARAMETER			VDDSHV = 3.3V		V = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbs edge to mcbsp3		0.2	22.2	0.2	22.2	ns
B8	td(CLKXAE-	Delay time,			22.2	0.6	22.2	ns
	DXV)	mcbsp3_clkx active edge to mcbsp3_dx valid	Slave	0.6	22.2	0.6	22.2	ns

Table 6-61. McBSP3 (Set #1) Timing Requirements - Falling Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	VI	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
	tsu(DRV- CLKXAE)	Setup time, mcbsp3_dr	Half Cycle Master	7.5		7.5		ns
		valid before mcbsp3_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		donvo odgo	Full Cycle Master	5.6		5.6		ns
			Full Cycle Slave	5.8		5.8		ns
	th(CLKXAE- DRV)	Hold time, mcbsp3_dr	Half Cycle Master	8.3		8.3		ns
		valid after mcbsp3_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		donvo odgo	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FXSV- CLKXAE)	Setup time, mcbsp3_fsx	Half Cycle Slave	7.7		7.7		ns
		valid before mcbsp3_clkx active edge	Full Cycle Slave	5.8		5.8		ns
B6	th(CLKXAE- Hold time, mcbsp3_fsx	Half Cycle Slave	7.7		7.7		ns	
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-62. McBSP3 (Set #1) Switching Characteristics - Falling Edge and Receive Mode

No.		PARAMETER	VDDSH	VDDSHV = 3.3V		VDDSHV = 1.8V	
			MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp3_clkx active edge to mcbsp3_fsx valid	0.2	22.2	0.2	22.2	ns



Table 6-63. McBSP3 (Set #1) Timing Requirements - Falling Edge and Transmit Mode

No.		PARAMETER		VE	VDDSHV = 3.3V		VDDSHV = 1.8V	
				MIN	MAX	MIN	MAX	
	tsu(FSXV- CLKXAE)	(XAE) mcbsp3_fsx Slave	Half Cycle Slave	5.2		5.2		ns
			Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-64. McBSP3 (Set #1) Switching Characteristics - Falling Edge and Transmit Mode

No.	PARAMETER			VDDSF	IV = 3.3V	VDDSH	V = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcb edge to mcbsp3		0.2	22.2	0.2	22.2	ns
B8	td(CLKXAE-	Delay time,	Master	0.6	22.2	0.6	22.2	ns
	DXV)	mcbsp3_clkx active edge to mcbsp3_dx valid	Slave	0.6	22.2	0.6	22.2	ns

6.6.1.1.3.2 McBSP3 Multiplexed on UART2 or McBSP1 Pins

The following tables show the timing conditions and switching characteristics for McBSP3 multiplexed on UART2 or McBSP1 pins.

Note: These timings only apply to Set #2 (multiplexing mode on uart2 pins) and Set #3 (multiplexing on mcbsp1 pins).

Table 6-65. McBSP3 (Sets #2 and #3) Timing Requirements - Rising Edge and Receive Mode

No.		PARAMETER			DSHV = 3.3V	VI	DDSHV = 1.8V	UNIT	
				MIN	MAX	MIN	MAX		
B3	tsu(DRV- CLKXAE)	Setup time, mcbsp3_dr	Half Cycle Master	5.0		5.0		ns	
		valid before mcbsp3_clkx active edge	Half Cycle Slave	5.2		5.2		ns	
		asave sags	Full Cycle Master	4.2		4.2		ns	
			Full Cycle Slave	4.2		4.2		ns	
B4		Hold time, mcbsp3_dr	Half Cycle Master	5.8		5.8		ns	
		valid after mcbsp3_clkx active edge	Half Cycle Slave	5.2		5.2		ns	
			Full Cycle Master	1.5		1.5		ns	
			Full Cycle Slave	0.9		0.9		ns	
B5	tsu(FSV- CLKXAE)	Setup time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns	
		valid before mcbsp3_clkx active edge	Full Cycle Slave	4.2		4.2		ns	
B6	FSV) mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns		
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns	



Table 6-66. McBSP3 (Sets #2 and #3) Switching Characteristics - Rising Edge and Receive Mode

No.		PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V		UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp3_clkx active edge to mcbsp3_fsx valid		0.2	14.8	0.2	14.8	ns

Table 6-67. McBSP3 (Sets #2 and #3) Timing Requirements - Rising Edge and Transmit Mode

No.		PARAMETER		V	VDDSHV = 3.3V		DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- Setu CLKXAE) mcb		Half Cycle Slave	5.2		5.2		ns
		valid before mcbsp3_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-68. McBSP3 (Sets #2 and #3) Switching Characteristics - Rising Edge and Transmit Mode

No.		PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V		UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbs edge to mcbsp3		0.2	14.8	0.2	14.8	ns
B8	td(CLKXAE-	Delay time,	Master	0.6	14.8	0.6	14.8	ns
	DXV)	mcbsp3_clkx active edge to mcbsp3_dx valid	Slave	0.6	14.8	0.6	14.8	ns

Table 6-69. McBSP3 (Sets #2 and #3) Timing Requirements - Falling Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	VI	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
В3	tsu(DRV- CLKXAE)	Setup time, mcbsp3_dr	Half Cycle Master	5.0		5.0		ns
		valid before mcbsp3_clkx active edge	Half Cycle Slave	5.2		5.2		ns
		donvo odgo	Full Cycle Master	4.2		4.2		ns
			Full Cycle Slave	4.2		4.2		ns
B4	th(CLKXAE- DRV)	Hold time, mcbsp3_dr	Half Cycle Master	5.8		5.8		ns
		valid after mcbsp3_clkx active edge	Half Cycle Slave	5.2		5.2		ns
		acare dage	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FXSV- CLKXAE)	Setup time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns
		valid before mcbsp3_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns



Table 6-70. McBSP3 (Sets #2 and #3) Switching Characteristics - Falling Edge and Receive Mode

No.		PARAMETER	VDDSH	V = 3.3V	VDDSH	V = 1.8V	UNIT
			MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp3_clkx active edge to mcbsp3_fsx valid	0.2	14.8	0.2	14.8	ns

Table 6-71. McBSP3 (Sets #2 and #3) Timing Requirements - Falling Edge and Transmit Mode

No.		PARAMETER			VDDSHV = 3.3V		DSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)	Setup time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns
		valid before mcbsp3_clkx active edge	Full Cycle Slave	4.2		4.2		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp3_fsx	Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp3_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-72. McBSP3 (Sets #2 and #3) Switching Characteristics - Falling Edge and Transmit Mode

No.		PARAMETER			VDDSHV = 3.3V		V = 1 .8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcb edge to mcbsp3		0.2	14.8	0.2	14.8	ns
B8	td(CLKXAE- DXV)	Delay time, mcbsp3_clkx active edge to mcbsp3_dx valid	Master	0.6	14.8	0.6	14.8	ns
			Slave	0.6	14.8	0.6	14.8	ns

6.6.1.1.4 McBSP4

The following tables show the timing requirements and switching characteristics for McBSP4.

Table 6-73. McBSP4 Timing Requirements - Rising Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	VI	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
В3	tsu(DRV- CLKXAE)	Setup time, mcbsp4_dr	Half Cycle Master	7.5		7.5		ns
		valid before mcbsp4_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		asare sage	Full Cycle Master	3.2		3.2		ns
			Full Cycle Slave	4.2		4.2		ns
B4	th(CLKXAE- DRV)		Half Cycle Master	7.7		7.7		ns
			Half Cycle Slave	5.2		5.2		ns
		donvo odgo	Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSV- CLKXAE)	CLKXAE) mcbsp4_fsx valid before mcbsp4_clky	Half Cycle Slave	7.7		7.7		ns
	·		Full Cycle Slave	4.2		4.2		ns



Table 6-73. McBSP4 Timing Requirements - Rising Edge and Receive Mode (continued)

No.		PARAMETER			V = 3.3V	VDDSH	V = 1.8V	UNIT
B6	th(CLKXAE- FSV)	Hold time, mcbsp4_fsx	Half Cycle Slave	5.2		5.2		ns
		valid after mcbsp4_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-74. McBSP4 Switching Characteristics - Rising Edge and Receive Mode

No.	PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V		UNIT	
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp4_clkx active edge to mcbsp4_fsx valid		0.2	16.6	0.2	16.6	ns

Table 6-75. McBSP4 Timing Requirements - Rising Edge and Transmit Mode

No.		PARAMETER		V	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)	LKXAE) mcbsp4_fsx valid before mcbsp4_clky	Half Cycle Slave	7.7		7.7		ns
			Full Cycle Slave	3.7		3.7		ns
B6	th(CLKXAE- FSXV)	FSXV) mcbsp4_fsx	Half Cycle Slave	1.0		1.0		ns
		valid after mcbsp4_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-76. McBSP4 Switching Characteristics - Rising Edge and Transmit Mode

No.	PARAMETER			VDDSH	VDDSHV = 3.3V		V = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp4_clkx active edge to mcbsp4_fsx valid		0.2	16.6	0.2	16.6	ns
B8	td(CLKXAE-	td(CLKXAE- Delay time,		0.6	16.6	0.6	16.6	ns
	DXV)	mcbsp4_clkx active edge to mcbsp4_dx valid	Slave	0.6	17.3	0.6	17.3	ns

Table 6-77. McBSP4 Timing Requirements - Falling Edge and Receive Mode

No.		PARAMETER			VDDSHV = 3.3V		VDDSHV = 1.8V	
			MIN	MAX	MIN	MAX		
B3	CLKXAE) mcbsp4_dr		Half Cycle Master	7.5		7.5		ns
		valid before mcbsp4_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		donvo odgo	Full Cycle Master	5.6		5.6		ns
			Full Cycle Slave	5.8		5.8		ns



Table 6-77. McBSP4 Timing Requirements - Falling Edge and Receive Mode (continued)

						•
No.		PARAMETER		VDDSHV = 3.3V	VDDSHV = 1.8V	UNIT
B4	th(CLKXAE- DRV)	Hold time, mcbsp4_dr	Half Cycle Master	7.7	7.7	ns
		valid after mcbsp4_clkx active edge	Half Cycle Slave	5.2	5.2	ns
			Full Cycle Master	1.5	1.5	ns
			Full Cycle Slave	0.9	0.9	ns
B5	tsu(FXSV- CLKXAE)	Setup time, mcbsp4_fsx	Half Cycle Slave	7.7	7.7	ns
		valid before mcbsp4_clkx active edge	Full Cycle Slave	5.8	5.8	ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp4_fsx valid after mcbsp4_clkx active edge	Half Cycle Slave	5.2	5.2	ns
			Full Cycle Slave	1.0	1.0	ns

Table 6-78. McBSP4 Switching Characteristics - Falling Edge and Receive Mode

No.		PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V	
			MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp4_clkx active edge to mcbsp4_fsx valid	0.2	16.6	0.2	16.6	ns

Table 6-79. McBSP4 Timing Requirements - Falling Edge and Transmit Mode

No.		PARAMETER			DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)			7.7		7.7		ns
				3.7		3.7		ns
B6			Half Cycle Slave	5.2		5.2		ns
			Full Cycle Slave	1.0		1.0		ns

Table 6-80. McBSP4 Switching Characteristics - Falling Edge and Transmit Mode

No.	PARAMETER			VDDSI	VDDSHV = 3.3V		V = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcb edge to mcbsp4		0.2	16.6	0.2	16.6	ns
B8	td(CLKXAE- DXV)	Delay time, mcbsp4_clkx	mcbsp4_clkx		16.6	0.6	16.6	ns
		active edge to mcbsp4_dx valid	Slave	0.6	17.3	0.6	17.3	ns



6.6.1.1.5 McBSP5

The following tables show the timing conditions and switching characteristics for McBSP5.

Table 6-81. McBSP5 Timing Requirements - Rising Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
DO.				MIN	MAX	MIN	MAX	
B3	tsu(DRV- CLKXAE)	Setup time, mcbsp5_dr	Half Cycle Master	7.5		7.5		ns
		valid before mcbsp5_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		asare sage	Full Cycle Master	5.6		5.6		ns
			Full Cycle Slave	5.8		5.8		ns
B4	th(CLKXAE- DRV)		Half Cycle Master	7.5		7.5		ns
			Half Cycle Slave	7.7		7.7		ns
			Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FSV- CLKXAE)	Setup time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
		valid before mcbsp5_clkx active edge	Full Cycle Slave	5.8		5.8		ns
B6	th(CLKXAE- FSV)	Hold time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
		valid after mcbsp5_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-82. McBSP5 Switching Characteristics - Rising Edge and Receive Mode

No.		PARAMETER	VDDSH	VDDSHV = 3.3V		VDDSHV = 1.8V	
			MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp5_clkx active edge to mcbsp5_fsx valid	0.2	14.8	0.7	14.8	ns

Table 6-83. McBSP5 Timing Requirements - Rising Edge and Transmit Mode

No.		PARAMETER		VI	DDSHV = 3.3V	VI	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)	Setup time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
		valid before mcbsp5_clkx active edge Full Cycle Slave	5.8		5.8		ns	
B6	th(CLKXAE- FSXV)	Hold time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
		valid after mcbsp5_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-84. McBSP5 Switching Characteristics - Rising Edge and Transmit Mode

No.	PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V		UNIT	
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp5_clkx active edge to mcbsp5_fsx valid		0.2	14.8	0.2	14.8	ns



Table 6-84. McBSP5 Switching Characteristics - Rising Edge and Transmit Mode (continued)

No.	PARAMETER		VDDSHV = 3.3V		VDDSHV = 1.8V		UNIT	
B8	td(CLKXAE-	Delay time,	Master	0.6	14.8	0.6	14.8	ns
	DXV)	mcbsp5_clkx active edge to mcbsp5_dx valid	Slave	0.6	14.8	0.6	14.8	ns

Table 6-85. McBSP5 Timing Requirements - Falling Edge and Receive Mode

No.		PARAMETER		VI	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
В3	tsu(DRV- CLKXAE)	Setup time, mcbsp5_dr	Half Cycle Master	7.5		7.5		ns
		valid before mcbsp5_clkx active edge	Half Cycle Slave	7.7		7.7		ns
		asave sags	Full Cycle Master	5.6		5.6		ns
			Full Cycle Slave	5.8		5.8		ns
B4	th(CLKXAE- DRV)	Hold time, mcbsp5_dr	Half Cycle Master	8.3		8.3		ns
		valid after mcbsp5_clkx active edge	Half Cycle Slave	7.7		7.7		ns
			Full Cycle Master	1.5		1.5		ns
			Full Cycle Slave	0.9		0.9		ns
B5	tsu(FXSV- CLKXAE)	Setup time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
		valid before mcbsp5_clkx active edge	Full Cycle Slave	5.8		5.8		ns
B6	th(CLKXAE- FSXV)	Hold time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
	,	valid after mcbsp5_clkx active edge	Full Cycle Slave	1.0		1.0		ns

Table 6-86. McBSP5 Switching Characteristics - Falling Edge and Receive Mode

No.	PARAMETER		VDDSHV = 3.3V		VDDSH	UNIT	
			MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp5_clkx active edge to mcbsp5_fsx valid	0.2	22.2	0.2	22.2	ns

Table 6-87. McBSP5 Timing Requirements - Falling Edge and Transmit Mode

No.		PARAMETER		V	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B5	tsu(FSXV- CLKXAE)			7.7		7.7		ns
			5.8		5.8		ns	
B6	th(CLKXAE- FSXV)	Hold time, mcbsp5_fsx	Half Cycle Slave	7.7		7.7		ns
		valid after mcbsp5_clkx active edge	Full Cycle Slave	1.0		1.0		ns



Table 6-88. McBSP5 Switching Characteristics - Falling Edge and Transmit Mode

No.		PARAMETER		V	DDSHV = 3.3V	V	DDSHV = 1.8V	UNIT
				MIN	MAX	MIN	MAX	
B2	td(CLKXAE- FSXV)	Delay time, mcbsp5_clkx active edge to mcbsp5_fsx valid		0.2	22.2	0.2	22.2	ns
B8	td(CLKXAE-		Master	0.6	22.2	0.6	22.2	ns
	DXV)	mcbsp5_clkx active edge to mcbsp5_dx valid	Slave	0.6	22.2	0.6	22.2	ns

6.6.1.1.6 McBSP in TDM Mode

The following tables assume=testing over the recommended operating conditions.

Table 6-89. McBSP Timing Conditions – TDM in Multipoint Mode

PARAMETER	DESCRIPTION	VDDSHV = 1.8V or 3.3V		UNIT
		MIN	MAX	
tr	Input signal rise time	1	8.5	ns
tf	Input signal fall time	1	8.5	ns
Cload	Output load capacitance		40	pf

Table 6-90. McBSP Timing Requirements — TDM in Multipoint Mode

INDEX	PARAMETER	DESCRIPTION	VD	DSHV = 1.8V or 3.3V	UNIT
			MIN	MAX	
	tw(CLKH)	Cycle Time, mcbspx_clkx	162.8		ns
	tw(CLKH)	Typical Pulse duration, mcbspx_clkx high	81.4		ns
	tw(CLKL)	Typical Pulse duration, mcbspx_clkx low	81.4		ns
	tdc(CLK)	Duty cycle error, mcbspx_clkx	-8.14	8.14	ns
В3	tsu(DRV-CLKAE)	Setup time, mcbspx_dr valid before mcbspx_clkx active edge	9		ns
B4	th(CLKAE-DRV)	Hold time, mcbspx_dr valid after mcbspx_clkx active edge	2.4		ns
B5	tsu(FSV-CLKAE)	Setup time, mcbspx_fsx valid before mcbspx_clkx active edge	9		ns
B6	th(CLKAE-FSV)	Hold time, mcbspx_fsx valid after mcbspx_clkx active edge	2.4		ns

Table 6-91. McBSP Switching Characteristics — TDM in Multipoint Mode

INDEX	PARAMETER	DESCRIPTION	VDDSHV =	VDDSHV = 1.8V or 3.3V	
			MIN	MAX	
B8	td(CLKXAE-DXV)	Delay time, mcbspx_clkx active edge to mcbspx_dx valid	0.6	16.8	ns

6.6.1.1.7 McBSP Timing Diagrams




Figure 6-37. McBSP Rising Edge Receive Timing in Master Mode






Figure 6-43. McBSP Falling Edge Transmit Timing in Master Mode






Figure 6-44. McBSP Falling Edge Transmit Timing in Slave Mode



6.6.2 Multichannel Serial Port Interface (McSPI) Timing

The multichannel SPI is a master/slave synchronous serial bus. The McSPI1 module supports up to four peripherals and the others (McSPI2, McSPI3, and McSPI4) support up to two peripherals. The following timings are applicable to the different configurations of McSPI in master/slave mode for any McSPI and any channel (n).

6.6.2.1 McSPI in Slave Mode

The following tables assume testing over the recommended operating conditions.

Table 6-92. McSPI Interface Timing Requirements - Slave Mode

NO.		PARAMETER	1.8	3 V	3.3	3 V	UNIT
			MIN	MAX	MIN	MAX	
SS0	t _{c(CLK)}	Cycle time, mcspix_clk	41.67		41.67		ns
SS1	t _{w(CLK)}	Pulse duration, mcspix_clk high or low	18.75	22.92	11.25		ns
SS2	t _{su(SIMOV-CLKAE)}	Setup time, mcspix_simo valid before mcspix_clk active edge	4.2		4		ns
SS3	t _{h(SIMOV-CLKAE)}	Hold time, mcspix_simo valid after mcspix_clk active edge	4.6		3		ns
SS4	t _{su(CS0V-CLKFE)}	Setup time, mcspix_cs0 valid before mcspix_clk first edge	13.8		7		ns
SS5	t _{h(CS0I-CLKLE)}	Hold time, mcspix_cs0 invalid after mcspix_clk last edge	13.8		9.17		ns

Table 6-93. McSPI Interface Switching Characteristics (1) (2) (3) (4)

NO.	PARAMETER				1.8 V		3.3 V	
				MIN	MAX	MIN	MAX	
SS6	t _{d(CLKAE-SOMIV)}	Delay time, mcspix_clk active edge to n shifted	1.8	15.9	2	16.5	ns	
SS7	t _{d(CS0AE-SOMIV)}	Delay time, mcspix_cs0 active edge to mcspix_somi shifted	Modes 0 and 2		16.38		15.9	ns

⁽¹⁾ The capacitive load is equivalent to 20 pF.

⁽²⁾ In mcspix, x is equal to 1, 2, 3, or 4.

⁽³⁾ The polarity of mcspix_clk and the active edge (rising or falling) on which mcspix_simo is driven and mcspix_somi is latched is all software configurable.

⁽⁴⁾ This timing applies to all configurations regardless of mcspix_clk polarity and which clock edges are used to drive output data and capture input data.






Figure 6-45. McSPI Interface Transmit and Receive in Slave Mode(1) (2)

- (1) The active clock edge (rising or falling) on which mcspi_somi is driven and mcspi_simo data is latched is software configurable with the bit MSPI_CHCONFx[0] = PHA and the bit MSPI_CHCONFx[1] = POL.
- (2) The polarity of mcspix_csi is software configurable with the bit MSPI_CHCONFx[6] = EPOL In mcspix, x is equal to 1, 2, 3, or 4.

6.6.2.2 McSPI in Master Mode

The following tables assume testing over the recommended operating conditions.

Table 6-94. McSPI1, 2, and 4 Interface Timing Requirements – Master Mode⁽¹⁾ (2)

NO.	O. PARAMETER		1.8 V		3.3 V		UNIT
			MIN	MAX	MIN	MAX	
SM2	t _{su(SOMIV-CLKAE)}	Setup time, mcspix_somi valid before mcspix_clk active edge	2.56		4		ns
SM3	t _{h(SOMIV-CLKAE)}	Hold time, mcspix_somi valid after mcspix_clk active edge	2.93		4		ns

1) The input timing requirements are given by considering a rise time and a fall time of 4 ns.

⁽²⁾ In mcspix, x is equal to 1, 2, 3, or 4. In mcspix_csn, n is equal to 0, 1, 2, or 3 for x equal to 1, n is equal to 0 or 1 for x equal to 2 and 3. n is equal to 0 for x equal to 4.



Table 6-95. McSPI1, 2, and 4 Interface Switching Characteristics – Master Mode⁽¹⁾ (2) (3)

NO.		PARAMETER		1.8	1.8 V		3 V	UNIT
						MIN	MAX	•
SM0	t _{c(CLK)}	Cycle time, mcspix_clk		20.83		20.83		ns
	tj(CLK)	Cycle jitter ⁽⁴⁾ , mcspix_clk		-200	200	-200	200	ps
SM1	t _{w(CLK)}	Pulse duration, mcspix_clk high or lo	W	0.45P ⁽⁵⁾	0.55P ⁽⁵⁾	0.45P ⁽⁵⁾	0.55P ⁽⁵⁾	ns
SM4	t _{d(CLKAE-SIMOV)}	Delay time, mcspix_clk active edge t mcspix_simo shifted	0	-2.1	5	-3	6	ns
SM5	t _{d(CSnA-CLKFE)}	Delay time, mcspix_csi active to mcspix_clk first edge	Modes 1 and 3	A ⁽⁶⁾ - 3.2		A ⁽⁶⁾ - 3.0	6	ns
			Modes 0 and 2	B ⁽⁷⁾ - 3.2		B ⁽⁷⁾ -3.0	6	ns
SM6	t _{d(CLKLE-CSnI)}	Delay time, mcspix_clk last edge to mcspix_csi inactive	Modes 1 and 3	B ⁽⁷⁾ - 3.2		B ⁽⁷⁾ - 3.0		ns
			Modes 0 and 2	A ⁽⁶⁾ - 3.2		A ⁽⁶⁾ - 3.0		ns
SM7	t _{d(CSnAE-SIMOV)}	Delay time, mcspix_csi active edge to mcspix_simo shifted	Modes 0 and 2		5		5	ns

- (1) Timings are given for a maximum load capacitance of 20 pF for spix_csn signals, 30 pF for spix_clk and spix_simo signals with x = 1 or 2, and 20 pF for spi4_clk and spi4_simo signals.
- (2) In mcspix, x is equal to 1, 2, 3, or 4. In mcspix_csn, n is equal to 0, 1, 2, or 3 for x equal to 1, n is equal to 0 or 1 for x equal to 2 and 3. n is equal to 0 for x equal to 4.
- (3) The polarity of mcspix_clk and the active edge (rising or falling) on which mcspix_simo is driven and mcspix_somi is latched is all software configurable.
- (4) Maximum cycle jitter supported by mcspix_clk input clock.
- (5) P = mcspix_clk clock period
- (6) Case P = 20.8 ns, A = (TCS+0.5)*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). Case P > 20.8 ns, A = TCS*P (TCS is a bitfield of MSPI_CHCONFx[26:25] register). For more information, see the *Device Multichannel Serial Port Interface (McSPI) Reference Guide* [literature number SPRUFV6].
- (7) B = TCS*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). For more information, see the Device Multichannel Serial Port Interface (McSPI) Reference Guide [literature number SPRUFV6].

The following tables assume testing over the recommended operating conditions.

Table 6-96. McSPI 3 Interface Timing Requirements – Master Mode⁽¹⁾ (2)

NO.	. PARAMETER		1.8 V		3.3 V		UNIT
			MIN	MAX	MIN	MAX	
SM2	t _{su(SOMIV-CLKAE)}	Setup time, mcspi3_somi valid before mcspi3_clk active edge	2.5		4		ns
SM3	t _{h(SOMIV-CLKAE)}	Hold time, mcspi3_somi valid after mcspi3_clk active edge	2.89		4		ns

- (1) The input timing requirements are given by considering a rise time and a fall time of 4 ns.
- (2) In mcspi3_csn, n is equal to 0 or 1. The polarity of mcspi3_clk and the active edge (rising or falling) on which mcspi3_simo is driven and mcspi3_somi is latched is all software configurable.



Table 6-97. McSPI3 Interface Switching Characteristics – Master Mode⁽¹⁾ (2) (3)

	PARAMETER		1.3	8 V	3.3	3 V	UNIT
			MIN	MAX	MIN	MAX	
t _{c(CLK)}	Cycle time, mcspix_clk		41.67		41.67		ns
tj(CLK)	Cycle jitter ⁽⁴⁾		-200	200	-200	200	ps
t _{w(CLK)}	Pulse duration, mcspix_clk hig	h or low	0.45P ⁽⁵⁾	0.55P ⁽⁵⁾	0.45P ⁽⁵⁾	0.55P ⁽⁵⁾	ns
t _{d(CLKAE-SIMOV)}	Delay time, mcspix_clk active mcspix_simo shifted	edge to	-2.1	11.3	-3		ns
t _{d(CSnA-CLKFE)}	Delay time, mcspix_csi active to mcspix_clk first edge	Modes 1 and 3	A ⁽⁶⁾ - 4.4		A ⁽⁶⁾ - 3.0	6	ns
		Modes 0 and 2	B ⁽⁷⁾ - 4.4		B ⁽⁷⁾ - 3.0	6	ns
t _{d(CLKLE-CSnI)}	Delay time, mcspix_clk last edge to mcspix_csi inactive	Modes 1 and 3	B ⁽⁷⁾ - 4.4		B ⁽⁷⁾ - 3.0		ns
		Modes 0 and 2	A ⁽⁶⁾ - 4.4		A ⁽⁶⁾ - 3.0		ns
t _d (CSnAE-SIMOV)	Delay time, mcspix_csi active edge to mcspix_simo shifted	Modes 0 and 2		11.3		5	ns
	tj(CLK) tw(CLK) td(CLKAE-SIMOV) td(CSnA-CLKFE) td(CLKLE-CSnI)	$t_{\text{c(CLK)}} \qquad \qquad \text{Cycle time, mcspix_clk} \\ t_{\text{J}(\text{CLK})} \qquad \qquad \text{Cycle jitter}^{(4)} \\ t_{\text{w(CLK)}} \qquad \qquad \text{Pulse duration, mcspix_clk hig} \\ t_{\text{d(CLKAE-SIMOV)}} \qquad \qquad \text{Delay time, mcspix_clk active mcspix_simo shifted} \\ t_{\text{d(CSnA-CLKFE)}} \qquad \qquad \text{Delay time, mcspix_csi active to mcspix_clk first edge} \\ t_{\text{d(CLKLE-CSnI)}} \qquad \qquad \text{Delay time, mcspix_clk last edge to mcspix_csi inactive} \\ t_{\text{d(CSnAE-SIMOV)}} \qquad \qquad \text{Delay time, mcspix_csi inactive} \\ \end{cases}$	$\begin{array}{c} t_{\text{c(CLK)}} & \text{Cycle time, mcspix_clk} \\ tj(\text{CLK}) & \text{Cycle jitter}^{(4)} \\ t_{\text{W(CLK)}} & \text{Pulse duration, mcspix_clk high or low} \\ t_{\text{d(CLKAE-SIMOV)}} & \text{Delay time, mcspix_clk active edge to mcspix_simo shifted} \\ t_{\text{d(CSnA-CLKFE)}} & \text{Delay time, mcspix_csi active to mcspix_clk first edge}} & \text{Modes 1 and 3} \\ t_{\text{d(CLKLE-CSnI)}} & \text{Delay time, mcspix_clk last edge to mcspix_csi inactive}} & \text{Modes 1 and 3} \\ t_{\text{d(CSnAE-SIMOV)}} & \text{Delay time, mcspix_csi inactive}} & \text{Modes 0 and 2} \\ t_{\text{d(CSnAE-SIMOV)}} & \text{Delay time, mcspix_csi active}} & \text{Modes 0} \\ \end{array}$				$ \frac{\text{MIN}}{\text{t}_{\text{C(CLK)}}} \text{Cycle time, mcspix_clk} \qquad 41.67 \qquad 41.67 \qquad 41.67 \qquad \\ \frac{\text{t}_{\text{C(CLK)}}}{\text{t}_{\text{C(CLK)}}} \text{Cycle jitter}^{(4)} \qquad -200 \qquad 200 \qquad -200 \qquad 200 \qquad \\ \frac{\text{t}_{\text{W(CLK)}}}{\text{t}_{\text{C(CLK)}}} \text{Pulse duration, mcspix_clk high or low} \qquad 0.45P^{(5)} \qquad 0.55P^{(5)} \qquad 0.45P^{(5)} \qquad 0.55P^{(5)} \qquad \\ \frac{\text{t}_{\text{d(CLKAE-SIMOV)}}}{\text{mcspix_simo shifted}} \text{Delay time, mcspix_clk active edge to mcspix_simo shifted} \qquad -2.1 \qquad 11.3 \qquad -3 \qquad \\ \frac{\text{t}_{\text{d(CSnA-CLKFE)}}}{\text{to mcspix_clk first edge}} \text{Delay time, mcspix_csi active to mcspix_clk first edge} \qquad \frac{\text{Modes 1}}{\text{and 3}} \text{Modes 0} \\ \frac{\text{dodes 0}}{\text{and 2}} \text{B}^{(7)} - 4.4 \qquad \text{B}^{(7)} - 3.0 \qquad 6 \qquad \\ \frac{\text{d}^{(7)} - 3.0}{\text{dodes 0}} \text{Delay time, mcspix_csi inactive}} \frac{\text{Modes 1}}{\text{and 3}} \text{Modes 0} \\ \frac{\text{d}_{\text{d(CSnAE-SIMOV)}}}{\text{dodes 0}} \text{Delay time, mcspix_csi active} \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad 5 \qquad \\ \text{Modes 0} \text{Modes 0} \qquad \text{Modes 0} \qquad 11.3 \qquad $

- (1) The capacitive load is equivalent to 20 pF.
- (2) In mcspi3_csn, n is equal to 0 or 1. The polarity of mcspi3_clk and the active edge (rising or falling) on which mcspi3_simo is driven and mcspi3_somi is latched are all software configurable.
- (3) This timing applies to all configurations regardless of McSPI3_CLK polarity and which clock edges are used to drive output data and capture input data.
- (4) Maximum cycle jitter supported by mcspix_clk input clock.
- (5) P = mcspix_clk clock period.
- (6) Case P = 20.8 ns, A = (TCS + 0.5)*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). Case P > 20.8 ns, A = TCS*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). For more information, see the *Device Multichannel Serial Port Interface (McSPI) Reference Guide* [literature number SPRUFV6].
- (7) B = TCS*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). For more information, see the *Device Multichannel Serial Port Interface (McSPI) Reference Guide* [literature number SPRUFV6].






Figure 6-46. McSPI Interface Transmit and Receive in Master Mode(1) (2) (3)

- (1) The active clock edge (rising or falling) on which mcspix_simo is driven and mcspi_somi data is latched is software configurable with the bit MSPI_CHCONFx[0] = PHA and the bit MSPI_CHCONFx[1] = POL.
- (2) The polarity of mcspix_csi is software configurable with the bit MSPI_CHCONFx[6] = EPOL.
- (3) In mcspix, x is equal to 1. In mcspix_csn, n is equal to 0, 1, 2, or 3.



6.6.3 Multiport Full-Speed Universal Serial Bus (USB) Interface

The AM3517/05 microprocessor provides three USB ports working in full- and low-speed data transactions (up to 12Mbit/s).

Connected to either a serial link controller or a serial PHY (PHY interface modes) it supports:

- 6-pin (Tx: Dat/Se0 or Tx: Dp/Dm) unidirectional mode
- · 4-pin bidirectional mode
- 3-pin bidirectional mode

6.6.3.1 Multiport Full-Speed Universal Serial Bus (USB) – Unidirectional Standard 6-pin Mode

The following tables assume testing over the recommended operating conditions.

Table 6-98. Low-/Full-Speed USB Timing Conditions Unidirectional Standard 6-pin Mode

TIMING CONDITION PARAMETER		1.8V, 3.3V	UNIT				
Input Conditions							
t_R	Input signal rise time	2.0	ns				
t _F	Input signal fall time	2.0	ns				
Output Conditions	Output Conditions						
C _{LOAD}	Output load capacitance	15.0	pF				


Table 6-99. Low-/Full-Speed USB Timing Requirements Unidirectional Standard 6-pin Mode

NO.		PARAMETER	1.8V	1.8V, 3.3V	
			MIN	MAX	
FSU1	$t_{d(Vp,Vm)}$	Time duration, mmx_rxdp and mmx_rxdm low together during transition		14.0	ns
FSU2	$t_{d(Vp,Vm)}$	Time duration, mmx_rxdp and mmx_rxdm high together during transition		8.0	ns
FSU3	t _{d(RCVU0)}	Time duration, mmx_rrxcv undefine during a single end 0 (mmx_rxdp and mmx_rxdm low together)		14.0	ns
FSU4	t _{d(RCVU1)}	Time duration, mmx_rxrcv undefine during a single end 1 (mmx_rxdp and mmx_rxdm high together)		8.0	ns

Table 6-100. Low-/Full-Speed USB Switching Characteristics Unidirectional Standard 6-pin Mode

NO.		PARAMETER	1.8V	, 3.3V	UNIT
			MIN	MAX	
FSU5	t _{d(TXENL-DATV)}	Delay time, mmx_txen_n low to mmx_txdat valid	81.8	84.8	ns
FSU6	t _{d(TXENL-SE0V)}	Delay time, mmx_txen_n low to mmx_txse0 valid	81.8	84.8	ns
FSU7	t _{s(DAT-SE0)}	Skew between mmx_txdat and mmx_txse0 transition		1.5	ns
FSU8	t _{d(DATI-TXENH)}	Delay time, mmx_txdat invalid to mmx_txen_n high	81.8		ns
FSU9	t _{d(SE0I-TXENH)}	Delay time, mmx_txse0 invalid to mmx_txen_n high	81.8		ns
	t _{R(do)}	Rise time, mmx_txen_n		4.0	ns
	t _{F(do)}	Fall time, mmx_txen_n		4.0	ns
	t _{R(do)}	Rise time, mmx_txdat		4.0	ns
	t _{F(do)}	Fall time, mmx_txdat		4.0	ns
	t _{R(do)}	Rise time, mmx_txse0		4.0	ns
	t _{F(do)}	Fall time, mmx_txse0		4.0	ns





In mmx, x is equal to 0, 1, or 2.

Figure 6-47. Low-/Full-Speed USB Unidirectional Standard 6-pin Mode

6.6.3.2 Multiport Full-Speed Universal Serial Bus (USB) – Bidirectional Standard 4-pin Mode

The following tables assume testing over the recommended operating conditions.

Table 6-101. Low-/Full-Speed USB Timing Conditions Bidirectional Standard 4-pin Mode

•	TIMING CONDITION PARAMETER	1.8V, 3.3V	UNIT			
Input Conditions	nput Conditions					
t _R	Input signal rise time	2.0	ns			
t _F	Input signal fall time	2.0	ns			
Output Conditions	Output Conditions					
C _{LOAD}	Output load capacitance	15.0	pF			

Table 6-102. Low-/Full-Speed USB Timing Requirements Bidirectional Standard 4-pin Mode

NO.		PARAMETER		PARAMETER 1.8V, 3.3V			UNIT	
			MIN	MAX				
FSU10	t _{d(DAT,SE0)}	Time duration, mmx_txdat and mmx_txse0 low together during transition		14.0	ns			
FSU11	t _{d(DAT,SE0)}	Time duration, mmx_txdat and mmx_txse0 high together during transition		8.0	ns			
FSU12	t _{d(RCVU0)}	Time duration, mmx_rrxcv undefine during a single end 0 (mmx_txdat and mmx_txse0 low together)		14.0	ns			
FSU13	t _{d(RCVU1)}	Time duration, mmx_rxrcv undefine during a single end 1 (mmx_txdat and mmx_txse0 high together)		8.0	ns			


Table 6-103. Low-/Full-Speed USB Switching Characteristics Bidirectional Standard 4-pin Mode

NO.		PARAMETER	1.8V	UNIT	
			MIN	MAX	
FSU14	t _{d(TXENL-DATV)}	Delay time, mmx_txen_n low to mmx_txdat valid	81.8	84.8	ns
FSU15	t _{d(TXENL-SE0V)}	Delay time, mmx_txen_n low to mmx_txse0 valid	81.8	84.8	ns
FSU16	t _{s(DAT-SE0)}	Skew between mmx_txdat and mmx_txse0 transition		1.5	ns
FSU17	t _{d(DATV-TXENH)}	Delay time, mmx_txdat invalid before mmx_txen_n high	81.8		ns
FSU18	t _{d(SE0V-TXENH)}	Delay time, mmx_txse0 invalid before mmx_txen_n high	81.8		ns
	t _{R(txen)}	Rise time, mmx_txen_n		4.0	ns



Table 6-103. Low-/Full-Speed USB Switching Characteristics Bidirectional Standard 4-pin Mode (continued)

NO.		PARAMETER		1.8V, 3.3V	
			MIN	MAX	
	t _{F(txen)}	Fall time, mmx_txen_n		4.0	ns
	t _{R(dat)}	Rise time, mmx_txdat		4.0	ns
	t _{F(dat)}	Fall time, mmx_txdat		4.0	ns
	t _{R(se0)}	Rise time, mmx_txse0		4.0	ns
	t _{F(se0)}	Fall time, mmx_txse0		4.0	ns



In mmx, x is equal to 0, 1, or 2.

Figure 6-48. Low-/Full-Speed USB Bidirectional Standard 4-pin Mode

6.6.3.3 Multiport Full-Speed Universal Serial Bus (USB) – Bidirectional Standard 3-pin Mode

The following tables assume testing over the recommended operating conditions.

Table 6-104. Low-/Full-Speed USB Timing Conditions Bidirectional Standard 3-pin Mode

	TIMING CONDITION PARAMETER	1.8V, 3.3V	UNIT			
Input Conditions	nput Conditions					
t _R	Input signal rise time	2.0	ns			
t_{F}	Input signal fall time	2.0	ns			
Output Conditions	Output Conditions					
C _{LOAD}	Output load capacitance	15.0	pF			

Table 6-105. Low-/Full-Speed USB Timing Requirements Bidirectional Standard 3-pin Mode

NO.	PARAMETER		1.8V, 3.3V		UNIT
			MIN	MAX	
FSU19	t _{d(DAT,SE0)}	Time duration, mmx_txdat and mmx_txse0 low together during transition		14.0	ns
FSU20	t _{d(DAT,SE0)}	Time duration, mmx_tsdat and mmx_txse0 high together during transition		8.0	ns


Table 6-106. Low-/Full-Speed USB Switching Characteristics Bidirectional Standard 3-pin Mode

NO.	PARAMETER			1.8V, 3.3V	
			MIN	MAX	
FSU21	t _{d(TXENL-DATV)}	Delay time, mmx_txen_n low to mmx_txdat valid	81.8	84.8	ns
FSU22	t _{d(TXENL-SE0V)}	Delay time, mmx_txen_n low to mmx_txse0 valid	81.8	84.8	ns
FSU23	t _{s(DAT-SE0)}	Skew between mmx_txdat and mmx_txse0 transition		1.5	ns



Table 6-106. Low-/Full-Speed USB Switching Characteristics Bidirectional Standard 3-pin Mode (continued)

NO.	PARAMETER		PARAMETER 1.8V, 3.3V		UNIT
			MIN	MAX	
FSU24	t _{d(DATI-TXENH)}	Delay time, mmx_txdat invalid to mmx_txen_n high	81.8		ns
FSU25	t _{d(SE0I-TXENH)}	Delay time, mmx_txse0 invalid to mmx_txen_n high	81.8		ns
	t _{R(do)}	Rise time, mmx_txen_n		4.0	ns
	t _{F(do)}	Fall time, mmx_txen_n		4.0	ns
	t _{R(do)}	Rise time, mmx_txdat		4.0	ns
	t _{F(do)}	Fall time, mmx_txdat		4.0	ns
	t _{R(do)}	Rise time, mmx_txse0		4.0	ns
	t _{F(do)}	Fall time, mmx_txse0		4.0	ns



In mmx, x is equal to 0, 1, or 2.

Figure 6-49. Low-/Full-Speed USB Bidirectional Standard 3-pin Mode

6.6.4 Multiport High-Speed Universal Serial Bus (USB) Timing

In addition to the full-speed USB controller, a high-speed (HS) USB controller is instantiated inside the AM3517/05 . It allows high-speed transactions (up to 480 Mbit/s) on the USB ports 1 and 2.

- Port 1 and port 2:
 - 12-bit master mode (SDR)

6.6.4.1 High-Speed Universal Serial Bus (USB) on Ports 1 and 2 12-bit Master Mode

The following tables assume testing over the recommended operating conditions.

Table 6-107. High-Speed USB Timing Conditions 12-bit Master Mode

	TIMING CONDITION PARAMETER	1.8V, 3.3V	UNIT				
Input Conditions	Input Conditions						
t _R	Input signal rise time	2	ns				
t _F	Input signal fall time	2	ns				
Output Conditions	Output Conditions						
C _{LOAD}	Output load capacitance	3	pF				

Table 6-108. High-Speed USB Timing Requirements 12-bit Master Mode⁽¹⁾

NO.	PARAMETER		1.8V,	3.3V	UNIT
			MIN	MAX	
HSU3	t _{s(DIRV-CLKH)}	Setup time, hsusbx_dir valid before hsusbx_clk rising edge	7.5		ns
	t _{s(NXTV-CLKH)}	Setup time, hsusbx_nxt valid before hsusbx_clk rising edge	7.5		ns

(1) In hsusbx, x is equal to 1 or 2.



Table 6-108. High-Speed USB Timing Requirements 12-bit Master Mode⁽¹⁾ (continued)

NO.		PARAMETER		1.8V, 3.3V	
			MIN	MAX	
HSU4	t _{h(CLKH-DIRIV)}	Hold time, hsusbx_dir valid after hsusbx_clk rising edge	0.2		ns
	t _{h(CLKH-NXT/IV)}	Hold time, hsusbx_nxt valid after hsusbx_clk rising edge	0.2		ns
HSU5	t _{s(DATAV-CLKH)}	Setup time, hsusbx_data[0:7] valid before hsusbx_clk rising edge	7.5		ns
HSU6	t _{h(CLKH-DATIV)}	Hold time, hsusbx_data[0:7] valid after hsusbx_clk rising edge	0.2		ns

Table 6-109. High-Speed USB Switching Characteristics 12-bit Master Mode⁽¹⁾

NO. HSU0 HSU1 HSU2	PARAMETER		1.8V, 3.3V		UNIT
			MIN	MAX	
	f _{p(CLK)}	hsusbx_clk clock frequency		60	MHz
	t _{j(CLK)}	Jitter standard deviation (2), hsusbx_clk		200	ps
HSU1	t _{d(CLKH-STPV)}	Delay time, hsusbx_clk high to output hsusbx_stp valid		13	ns
	t _{d(CLKH-STPIV)}	Delay time, hsusbx_clk high to output hsusbx_stp invalid	2		ns
HSU2	t _{d(CLKH-DV)}	Delay time, hsusbx_clk high to output hsusbx_data[0:7] valid		13	ns
	t _{d(CLKH-DIV)}	Delay time, hsusbx_clk high to output hsusbx_data[0:7] invalid	2		ns
	t _{R(do)}	Rise time, output signals		2	ns
	t _{F(do)}	Fall time, output signals		2	ns

⁽¹⁾ In hsusbx, x is equal to 1 or 2.

⁽²⁾ The jitter probability density can be approximated by a Gaussian function.




Figure 6-50. High-Speed USB 12-bit Master Mode

In hsusbx, x is equal to 1 or 2.



6.6.5 USB0 OTG (USB2.0 OTG)

The AM3517/05 USB2.0 peripheral supports the following features:

- USB 2.0 peripheral at speeds high speed (HS: 480 Mb/s) and full speed (FS: 12 Mb/s)
- USB 2.0 host at speeds HS, FS, and low speed (LS: 1.5 Mb/s)
- All transfer modes (control, bulk, interrupt, and isochronous)
- 16 Transmit (TX) and 16 Receive (RX) endpoints in addition to endpoint 0
- FIFO RAM
 - 32K endpoint
 - Programmable size
- · Integrated USB 2.0 High Speed PHY
- Connects to a standard Charge Pump for VBUS 5 V generation
- RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB

6.6.5.1 USB OTG Electrical Parameters

The USB OTG electrical parameters meet or exceed those specified in the following documents which can be obtained from the USB Implementers Forum:

- Universal Serial Bus Specification, Revision 2.0, April 27, 2000
- On-The-Go Supplement to the USB 2.0 Specification, Revision 1.3, December 5, 2006
- Engineering Change Notice "Pull-up/pull-down resistors", Universal Serial Bus Specification Revision 2.0

For additional information related to USB OTG electrical parameters, please see the respective documents on the USB Implementers Forum web site (http://www.usb.org).



6.6.6 High-End Controller Area Network Controller (HECC) Timing

The AM3517/05 device has a High-End Controller Area Network Controller (HECC). The HECC uses established protocol to communicate serially with other controllers in harsh environments. The HECC is fully compliant with the Controller Area Network (CAN) protocol, version 2.0B.

Key features of the HECC include the following:

- · CAN, version 2.0B compliant
- 32 RX/TX message objects
- · 32 receive identifier masks
- Programmable wake-up on bus activity
- · Programmable interrupt scheme
- · Automatic reply to a remote request
- Automatic re-transmission in case of error or loss of arbitration
- · Protection against reception of a new message
- 32-bit time stamp
- · Local network time counter
- Programmable priority register for each message
- · Programmable transmission and reception time-out
- HECC/SCC mode of operation
- · Standard-Extended Identifier
- Self-test mode

6.6.6.1 HECC Timing Requirements

Table 6-110. Timing Requirements for HECC Receive (see Figure 6-51)

NO.			1.8 V, 3.	UNIT	
NO.			MIN MAX	UNIT	
1	f _(baud)	Maximum programmable baud rate		1	Mbps
2	t _{w(HECC_RX)}	Pulse duration, receive data bit	H-1 ⁽¹⁾	H+3 ⁽¹⁾	ns

⁽¹⁾ These values are relative to H (where H = 1/(baud rate).

6.6.6.2 HECC Switching Characteristics

Table 6-111. Switching Characteristics Over Recommended Operating Conditions for HECC Transmit (see Figure 6-51)

NO.	PARAMETER		1.8 V, 3.3 V		
NO.	PARAMETER	MIN	MAX	UNIT	
3	f _(baud) Maximum programmable baud rate	1	1	Mbps	
4	$t_{w(\mbox{\scriptsize HECC_TX})}$ Pulse duration, transmit data bit	H-1 ⁽¹⁾	H+3 ⁽¹⁾	ns	

(1) These values are relative to H (where H = 1/(baud rate).




Figure 6-51. HECC Transmit/Receive Timing



6.6.7 Ethernet Media Access Controller (EMAC)

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the AM3517/05 and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode, with hardware flow control and quality of service (QOS) support.

The EMAC controls the flow of packet data from the AM3517/05 device to the PHY. The MDIO module controls PHY configuration and status monitoring.

Both the EMAC and the MDIO modules interface to the AM3517/05 device through a custom interface that allows efficient data transmission and reception. This custom interface is referred to as the EMAC control module, and is considered integral to the EMAC/MDIO peripheral. The control module is also used to multiplex and control interrupts.

6.6.7.1 EMAC Electrical Data/ Timing

The following tables assume testing over the recommended operating conditions.

Table 6-112. RMII Input Timing Requirements

NO		DADAMETED		1.8V, 3.3V		
NO.	PARAMETER		MIN	TYP	MAX	UNIT
	fc(REFCLK)	Frequency, REF_CLK		50		MHz
	ft (REFCLK)	Frequency stability, REF_CLK			+/-50	ppm
1	tc(REFCLK)	Cycle Time, REF_CLK		20		ns
2	tw(REFCLKH)	Pulse Width, REF_CLK High	7		13	ns
3	tw(REFCLKL)	Pulse Width, REF_CLK Low	7		13	ns
6	tsu(RXD-REFCLK)	Input Setup Time, RXD Valid before REF_CLK High	4			ns
7	th(REFCLK-RXD)	Input Hold Time, RXD Valid after REF_CLK High	2			ns
8	tsu(CRSDV-REFCLK)	Input Setup Time, CRSDV Valid before REF_CLK High	4			ns
9	th(REFCLK-CRSDV)	Input Hold Time, CRSDV Valid after REF_CLK High	2			ns
10	tsu(RXER-REFCLK)	Input Setup Time, RXER Valid before REF_CLK High	4			ns
11	th(REFCLKR-RXER)	Input Hold Time, RXER Valid after REF_CLK High	2			ns

Table 6-113. RMII Timing Conditions

TIMING CONDITION PARAMETER		1.8V, 3.3V		UNIT
Input Conditions		MIN	MAX	
t_R	Input signal rise time	1	5	ns
t _F	Input signal fall time	1	5	ns
Output Conditions				
C _{LOAD}	Output load capacitance		5.5	pF

Table 6-114. RMII Output Switching Characteristics

NO	PARAMETER					
NO.			MIN	TYP	MAX	UNIT
4	td(REFCLK-TXD)	Output Delay Time, REF_CLK High to TXD Valid	2.5		13	ns
5	td(REFCLK-TXEN)	Output Delay Time, REF_CLK High to TXEN Valid	2.5		13	ns






Figure 6-52. RMII Timing Diagram



6.6.8 Management Data Input/Output (MDIO)

The Management Data Input/Output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system.

The Management Data Input/Output (MDIO) module implements the 802.3 serial management interface to interrogate and control Ethernet PHY(s) using a shared two-wire bus. Host software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor. Only one PHY may be connected at any given time.

6.6.8.1 Management Data Input/Output (MDIO) Electrical Data/Timing

Table 6-115. Timing Requirements for MDIO Input (see Figure 6-53 and Figure 6-54)

No.	PARAMETER	MIN	MAX	UNIT
1	t _{c(MD_CLK)} Cycle time, MD_CLK	400		ns
4	t _{su(MDIO-MDCLKH)} Setup time, MDIO data input valid before MD_CLK high	20		ns
5	t _{h(MDCLKH-MDIO)} Hold time, MDIO data input valid after MDCLK high	2.8		ns




Figure 6-53. MDIO Input Timing

Table 6-116. Switching Characteristics Over Recommended Operating Conditions for MDIO Output (see Figure 6-54)

No.	PARAMETER		MAX	UNIT
7	t _{d(MDCLKL-MDIO)} Delay time, MDCLK low to MDIO data output valid	0	100	ns




Figure 6-54. MDIO Output Timing

6.6.9 Universal Asynchronous Receiver/Transmitter (UART)

The AM3517/05 has four UARTs (one with Infrared Data Association [IrDA] and Consumer Infrared [CIR] modes).



Table 6-117. Timing Requirements for UARTx Receive⁽¹⁾

NO		1.8V, 3.	1.8V, 3.3V	
NO.		MIN MAX	UNIT	
4	t _{w(URXDB)} Pulse duration, receive data bit (RXDn)	.96U	1.05U	ns
5	t _{w(URXSB)} Pulse duration, receive start bit	.96U	1.05U	ns

⁽¹⁾ U = UART baud time = 1/programmed baud rate.

Table 6-118. Switching Characteristics Over Recommended Operating Conditions for UARTx Transmit⁽¹⁾

NO	DADAMETED		1.8V, 3.3		
NO.		PARAMETER	MIN	MAX	UNIT
		UART0 Maximum programmable baud rate f _(baud_15)		5	
1	f _(baud)	UART0 Maximum programmable baud rate f _(baud_30)		0.23	mbps
		UART0 Maximum programmable baud rate f _(baud_100)		0.115	
2	t _{w(UTXDB)}	Pulse duration, transmit data bit, 15/30/100 pF	U - 2	U + 2	ns
3	t _{w(UTXSB)}	Pulse duration, transmit start bit, 15/30/100 pF	U - 2	U + 2	ns

(1) U = UART baud time = 1/programmed baud rate.




Figure 6-55. UART Transmit/Receive Timing

6.6.9.1 UART IrDA Interface

The IrDA module can operate in three different modes:

- Slow infrared (SIR) (≤115.2 Kbits/s)
- Medium infrared (MIR) (0.576 Mbits/s and 1.152 Mbits/s)
- Fast infrared (FIR) (4 Mbits/s)






Figure 6-56. UART IrDA Pulse Parameters

6.6.9.1.1 IrDA—Receive Mode

Table 6-119. UART IrDA—Signaling Rate and Pulse Duration—Receive Mode

CIONALINO DATE	ELEC			
SIGNALING RATE	MIN	NOMINAL	MAX	UNIT
		SIR		
2.4 Kbit/s	1.41	78.1	88.55	μs
9.6 Kbit/s	1.41	19.5	22.13	μs
19.2 Kbit/s	1.41	9.75	11.07	μs
38.4 Kbit/s	1.41	4.87	5.96	μs
57.6 Kbit/s	1.41	3.25	4.34	μs
115.2 Kbit/s	1.41	1.62	2.23	μs
		MIR		
0.576 Mbit/s	297.2	416	518.8	ns
1.152 Mbit/s	149.6	208	258.4	ns
		FIR		
4.0 Mbit/s (Single pulse)	67	125	164	ns
4.0 Mbit/s (Double pulse)	190	250	289	ns

Table 6-120. UART IrDA—Rise and Fall Time—Receive Mode

	PARAMETER	MAX	UNIT
t _R	Rising time, uart3_rx_irrx	200	ns
t _F	Falling time, uart3_rx_irrx	200	ns

6.6.9.1.2 IrDA—Transmit Mode



Table 6-121. UART IrDA—Signaling Rate and Pulse Duration—Transmit Mode

SIGNALING RATE	ELECTRICAL PULSE DURATION			UNIT			
	MIN	NOMINAL	MAX				
SIR							
2.4 Kbit/s	78.1	78.1	78.1	μs			
9.6 Kbit/s	19.5	19.5	19.5	μs			
19.2 Kbit/s	9.75	9.75	9.75	μs			
38.4 Kbit/s	4.87	4.87	4.87	μs			
57.6 Kbit/s	3.25	3.25	3.25	μs			
115.2 Kbit/s	1.62	1.62	1.62	μs			
		MIR					
0.576 Mbit/s	414	416	419	ns			
1.152 Mbit/s	206	208	211	ns			
FIR							
4.0 Mbit/s (Single pulse)	123	125	128	ns			
4.0 Mbit/s (Double pulse)	248	250	253	ns			

6.6.10 HDQ / 1-Wire Interfaces

This module is intended to work with both the HDQ and the 1-Wire protocols. The protocols use a single wire to communicate between the master and the slave. The protocols employ an asynchronous return to 1 mechanism where, after any command, the line is pulled high.

6.6.10.1 HDQ Protocol

Table 6-122 and Table 6-123 assume testing over the recommended operating conditions (see Figure 6-57 through Figure 6-60).

Table 6-122. HDQ Timing Requirements

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
t _{CYCD}	Bit window	253		S
t _{HW1}	Reads 1		68	
t _{HW0}	Reads 0	180		
t _{RSPS}	Command to host respond time ⁽¹⁾			

⁽¹⁾ Defined by software.

Table 6-123. HDQ Switching Characteristics

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t _B	Break timing		193		S
t _{BR}	Break recovery		63		
t _{CYCH}	Bit window		253		
t _{DW1}	Sends1 (write)		1.3		
t _{DW0}	Sends0 (write)		101		




Figure 6-57. HDQ Break (Reset) Timing






Figure 6-58. HDQ Read Bit Timing (Data)




Figure 6-59. HDQ Write Bit Timing (Command/Address or Data)




Figure 6-60. HDQ Communication Timing

6.6.10.2 1-Wire Protocol

Table 6-124 and Table 6-125 assume testing over the recommended operating conditions (see Figure 6-61 through Figure 6-63).

Table 6-124. 1-Wire Timing Requirements

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
t _{PDH}	Presence pulse delay high		68	S
t _{PDL}	Presence pulse delay low	68 t _{PDH}		
t _{RDV} + t _{RFI}	Read bit-zero time		102	

Table 6-125. 1-Wire Switching Characteristics

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t _{RSTL}	Reset time low		484		S
t _{RSTH}	Reset time high		484		
t _{SLOT}	Write bit cycle time		102		
t _{LOW1}	Write bit-one time		1.3		
t _{LOW0}	Write bit-zero time		101		
t _{REC}	Recovery time		134		
t _{LOWR}	Read bit strobe time		13		




Figure 6-61. 1-Wire Break (Reset) Timing






Figure 6-62. 1-Wire Read Bit Timing (Data)




Figure 6-63. 1-Wire Write Bit Timing (Command/Address or Data)



6.6.11 PC Interface

The multimaster I²C peripheral provides an interface between two or more devices via an I²C serial bus. The I²C controller supports the multimaster mode which allows more than one device capable of controlling the bus to be connected to it. Each I²C device is recognized by a unique address and can operate as either transmitter or receiver, according to the function of the device. In addition to being a transmitter or receiver, a device connected to the I²C bus can also be considered as master or slave when performing data transfers. This data transfer is carried out via two serial bidirectional wires:

- An SDA data line
- · An SCL clock line

The following sections illustrate the data transfer is in master or slave configuration with 7-bit addressing format. The I²C interface is compliant with Philips I²C specification version 2.1. It supports standard mode (up to 100K bits/s), fast mode (up to 400K bits/s) and high-speed mode (up to 3.4Mb/s).

6.6.11.1 I²C Standard/Fast-Speed Mode

Table 6-126. I²C Standard/Fast-Speed Mode Timings

	PARAMETER ⁽¹⁾						
NO.			STANDARD MODE		FAST MODE		UNIT
			MIN	MAX	MIN	MAX	
	f _{SCL}	Clock Frequency, i2cX_scl		100		400	kHz
I1	t _{w(SCLH)}	Pulse Duration, i2cX_scl high	4		0.6		s
12	t _{w(SCLL)}	Pulse Duration, i2cX_scl low	4.7		1.3		s
l3	t _{su(SDAV-SCLH)}	Setup time, i2cX_sda valid before i2cX_scl active level	250		100 ⁽²⁾		ns
14	t _{h(SCLHSDAV)}	Hold time, i2cX_sda valid after i2cX_scl active level		3.45 ⁽³⁾		0.9(3)	s
15	t _{su(SDAL-SCLH)}	Setup time, i2cX_scl high after i2cX_sda low (for a START ⁽⁴⁾ condition or a repeated START condition)	4.7		0.6		S
16	t _{h(SCLHSDAH)}	Hold time, i2cX_sda low level after i2cX_scl high level (STOP condition)	4		0.6		S
17	t _{h(SCLHRSTART)}	Hold time, i2cX_sda low level after i2cX_scl high level (for a repeated START condition)	4		0.6		S
18	t _{w(SDAH)}	Pulse duration, i2cX_sda high between STOP and START conditions	4.7		1.3		s
	t _{R(SCL)}	Rise time, i2cX_scl		1000		300	ns
	t _{F(SCL)}	Fall time, i2cX_scl		300		300	ns
	t _{R(SDA)}	Rise time, i2cX_sda		1000		300	ns
	t _{F(SDA)}	Fall time, i2cX_sda		300		300	ns
	СВ	Capacitive load for each bus line		60		60	pF

⁽¹⁾ In i2cX, X is equal to 1, 2, or 3.

⁽²⁾ A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement t_{su(SDAV-SCLH)} 250 ns must then be met. This is automatically the case if the device does not stretch the low period of the i2cx_scl. If such a device does stretch the low period of the i2cx_scl, it must output the next data bit to the i2cx_sda line t_{r(SDA)} max + t_{su(SDAV-SCLH)} = 1000 + 250 = 1250 ns (according to the standard-mode l²C-bus specification) before the i2cx_scl line is released.

⁽³⁾ The maximum t_{h(SCLH-SDA)} has only to be met if the device does not stretch the low period of the i2cx_scl signal.

⁽⁴⁾ After this time, the first clock is generated.






Figure 6-64. I²C Standard/Fast Mode



6.6.11.2 I²C High-Speed Mode

Table 6-127. I²C High-Speed Mode Timings⁽¹⁾ (2)

NO.	PARAMETER		1.8V, 3.3V		UNIT
NO.		FARAMETER	MIN	MAX	ONIT
	f _{SCL}	Clock frequency, i2cX_scl		3.4	MHz
l1	t _{w(SCLH)}	Pulse duration, i2cX_scl high	60 ⁽³⁾		s
12	t _{w(SCLL)}	Pulse duration, i2cX_scl low	160 ⁽³⁾		s
13	t _{su(SDAV-SCLH)}	Setup time, i2cX_sda valid before i2cX_scl active level	10		ns
14	t _{h(SCLHSDAV)}	Hold time, i2cX_sda valid after i2cX_scl active level		70	s
15	t _{su(SDAL-SCLH)}	Setup time, i2cX_scl high after i2cX_sda low (for a START ⁽⁴⁾ condition or a repeated START condition)	160		S
16	t _{h(SCLHSDAH)}	Hold time, i2cX_sda low level after i2cX_scl high level (STOP condition)	160		S
17	t _{h(SCLHRSTART)}	Hold time, i2cX_sda low level after i2cX_scl high level (for a repeated START condition)	160		ns
	t _{R(SCL)}	Rise time, i2cX_scl	10	40	ns
	t _{R(SCL)}	Rise time, i2cX_scl after a repeated START condition and after a bit acknowledge	10	80	ns
	t _{F(SCL)}	Fall time, i2cX_scl	10	40	ns
	t _{R(SDA)}	Rise time, i2cX_sda	10	80	ns
	t _{F(SDA)}	Fall time, i2cX_sda	10	80	ns

- (1) In i2cX, X is equal to 1, 2, or 3.
- (2) The device provides (via the I²C bus) a hold time of at least 300 ns for the i2cx_sda signal (refer to the fall and rise time of i2cx_scl) to bridge the undefined region of the falling edge of i2cx_scl.
- (3) HS-mode master devices generate a serial clock signal with a high to low ratio of 1 to 2. tw(SCLL) > 2 tw(SCLH).
- (4) After this time, the first clock is generated.




Figure 6-65. I²C High-Speed Mode(1) (2) (3)

- (1) HS-mode master devices generate a serial clock signal with a high-to-low ratio of 1 to 2. $t_{w(SCLL)} > 2 \times t_{w(SCLH)}$.
- (2) In i2cX, X is equal to 1, 2, or 3.
- (3) After this time, the first clock is generated.

Table 6-128. Correspondence Standard vs. TI Timing References

	AM3517/05	STANDA	ARD-I ² C
		S/F Mode	HS Mode
	f _{SCL}	F _{SCL}	F _{SCLH}
I1	t _{w(SCLH)}	T _{HIGH}	T _{HIGH}
12	t _{w(SCLL)}	T_LOW	T_LOW
I3	t _{su(SDAV-SCLH)}	$T_{SU;DAT}$	$T_{SU;DAT}$
14	t _{h(SCLH-SDAV)}	$T_{SU;DAT}$	$T_{SU;DAT}$
15	t _{su(SDAL-SCLH)}	$T_{SU;STA}$	$T_{SU;STA}$
16	t _{h(SCLH-SDAH)}	$T_{HD;STA}$	$T_{HD;STA}$
17	t _{h(SCLH-RSTART)}	$T_{SU;STO}$	$T_{SU;STO}$
18	t _{w(SDAH)}	T_BUF	



6.7 Removable Media Interfaces

6.7.1 High-Speed Multimedia Memory Card (MMC) and Secure Digital IO Card (SDIO) Timing

The MMC/SDIO host controller provides an interface to high-speed and standard MMC, SD memory cards, or SDIO cards. The application interface is responsible for managing transaction semantics. The MMC/SDIO host controller deals with MMC/SDIO protocol at transmission level, packing data, adding CRC, start/end bit, and checking for syntactical correctness.

There are three MMC interfaces on the AM3517/05

- MMC/SD/SDIO Interface 1 :
 - 1.8-V/3.3-V support
 - 8 bits
- MMC/SD/SDIO Interface 2 :
 - 1.8-V/3.3-V support
 - 8 bits
 - 4 bits with external transceiver allowing to support 1.8-V/3.3-V peripherals in 1.8-V mode operation.
 Transceiver direction control signals are multiplexed with the upper four data bits.
- MMC/SD/SDIO Interface 3 :
 - 1.8-V/3.3-V support
 - 8 bits

6.7.1.1 MMC/SD/SDIO in SD Identification Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-129. MMC/SD/SDIO Timing Conditions SD Identification Mode

TIMING CONDITION PARAMETER		1.8V	1.8V, 3.3V	
		MIN	MAX	
SD Identification	Mode			
Input Conditions				
t _r	Input signal rise time		10	ns
t _f Input signal fall time 10		10	ns	
Output Conditions	s			
C _{LOAD}	Output load capacitance	30		pF

Table 6-130. MMC/SD/SDIO Timing Requirements SD Identification Mode⁽¹⁾ (2) (3)(4)

NO.	PARAMETER		1.8V, 3.3V		UNIT
				MAX	
SD Identificati	on Mode				
MMC/SD/SDIO	Interface 1				
HSSD3/SD3	t _{su(CMDV-CLKIH)}	Setup time, mmc1_cmd valid before mmc1_clk rising clock edge	1198.4		ns
HSSD4/SD4	t _{su(CLKIH-CMDIV)}	Hold time, mmc1_cmd valid after mmc1_clk rising clock edge	1249.2		ns
MMC/SD/SDIO	Interface 2				
HSSD3/SD3	t _{su(CMDV-CLKIH)}	Setup time, mmc2_cmd valid before mmc2_clk rising clock edge	1198.4		ns

⁽¹⁾ Timing parameters refer to output clock specified in Table 6-131.

⁽²⁾ The timing requirements are assured for the cycle jitter and duty cycle error conditions specified in Table 6-131.

⁽³⁾ Corresponding figures showing timing parameters are common with other interface modes. (See SD and HS SD modes).

⁽⁴⁾ For more information, see the AM35x Technical Reference Manual (TRM) [literature number SPRUGR0].



Table 6-130. MMC/SD/SDIO Timing Requirements SD Identification Mode⁽¹⁾ (2) (3)(4) (continued)

NO.	PARAMETER		1.8V, 3.3V		UNIT	
			MIN	MAX		
HSSD4/SD4	t _{su(CLKIH-CMDIV)}	Hold time, mmc2_cmd valid after mmc2_clk rising clock edge	1249.2		ns	
MMC/SD/SDIO	Interface 3					
HSSD3/SD3	t _{su(CMDV-CLKIH)}	Setup time, mmc3_cmd valid before mmc3_clk rising clock edge	1198.4		ns	
HSSD4/SD4	t _{su(CLKIH-CMDIV)}	Hold time, mmc3_cmd valid after mmc3_clk rising clock edge	1249.2		ns	

Table 6-131. MMC/SD/SDIO Switching Characteristics SD Identification Mode⁽¹⁾⁽²⁾

NO.		PARAMETER	1.8V,	3.3V	UNIT
			MIN	MAX	
SD Identification	on Mode				
HSSD1/SD1	t _{c(clk)}	Cycle time, output clk period		2500	ns
HSSD2/SD2	t _{W(clkH)}	Typical pulse duration, output clk high	X ⁽³⁾ *PO ⁽⁴⁾		ns
HSSD2/SD2	t _{W(clkL)}	Typical pulse duration, output clk low	Y ⁽⁵⁾ *PO ⁽⁴⁾		ns
	t _{dc(clk)}	Duty cycle error, output clk		125	ns
	t _{j(clk)}	Jitter standard deviation, output clk		200	ps
MMC/SD/SDIO	Interface 1				
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(Clk)}	Fall time, output data		10	ns
HSSD5/SD5	t _{d(CLKOH-CMD)}	Delay time, mmc1_clk rising clock edge to mmc1_cmd transition	6.3	2492.7	ns
MMC/SD/SDIO	Interface 2		-		
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(Clk)}	Fall time, output data		10	ns
HSSD5/SD5	t _{d(CLKOH-CMD)}	Delay time, mmc2_clk rising clock edge to mmc2_cmd transition	6.3	2492.7	ns
MMC/SD/SDIO	Interface 3				
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(clk)}	Fall time, output data		10	ns
HSSD5/SD5	t _d (CLKOH-CMD)	Delay time, mmc3_clk rising clock edge to mmc3_cmd transition	6.3	2492.7	ns

 ⁽¹⁾ Corresponding figures showing timing parameters are common with other interface modes (see SD and HS SD modes).
 (2) The jitter probability density can be approximated by a Gaussian function.
 (3) The X parameter is defined as shown below.

Table 6-132. X Parameter

CLKD	X
1 or Even	0.5
Odd	(trunc[CLKD/2]+1)/CLKD

PO = output clk period in ns.

The Y parameter is defined as shown below.



Table 6-133. Y Parameter

CLKD	Υ
1 or Even	0.5
Odd	(trunc[CLKD/2])/CLKD

6.7.1.2 MMC/SD/SDIO in High-Speed MMC Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-134. MMC/SD/SDIO Timing Conditions High-Speed MMC Mode

TIMING CONDITION PARAMETER		1.8V	UNIT	
		MIN	MAX	
High-Speed MMC	Mode			
Input Conditions				
t _r	Input signal rise time	0.19	3	ns
t _f	Input signal fall time	0.19	3	ns
Output Condition	ns	·		
C _{LOAD}	Output load capacitance		30	pF

Table 6-135. MMC/SD/SDIO Timing Requirements High-Speed MMC Mode (1)(2)(3)(4)

NO.		PARAMETER	1.	8 V	3.	3V	UNIT
			MIN	MAX	MIN	MAX	
High-S	peed MMC Mode)		•			l
MMC/S	D/SDIO Interface	e 1					
MMC3	t _{su(CMDV-CLKIH)}	Setup time, mmc1_cmd valid before mmc1_clk rising clock edge	2.13		2.41		ns
MMC4	t _{h(CLKIH-CMDIV)}	Hold time, mmc1_cmd valid after mmc1_clk rising clock edge	3.47		2.09		ns
MMC7	t _{su(DATxV-CLKIH)}	Setup time, mmc1_datx valid before mmc1_clk rising clock edge	2.13		2.41		ns
MMC8	t _{h(CLKIH-DATxIV)}	Hold time, mmc1_datx valid after mmc1_clk rising clock edge	3.47		2.09		ns
MMC/S	D/SDIO Interface	2			•		
MMC3	t _{su(CMDV-CLKIH)}	Setup time, mmc2_cmd valid before mmc2_clk rising clock edge	2.88		3.23		ns
MMC4	t _{h(CLKIH-CMDIV)}	Hold time, mmc2_cmd valid after mmc2_clk rising clock edge	2.90		1.46		ns
MMC7	t _{su(DATxV-CLKIH)}	Setup time, mmc2_datx valid before mmc2_clk rising clock edge	2.88		3.23		ns
MMC8	t _{h(CLKIH-DATxIV)}	Hold time, mmc2_datx valid after mmc2_clk rising clock edge	2.90		1.46		ns
MMC/S	D/SDIO Interface	3			•		
MMC3	t _{su(CMDV-CLKIH)}	Setup time, mmc3_cmd valid before mmc3_clk rising clock edge	3.38		3.41		ns
MMC4	t _{h(CLKIH-CMDIV)}	Hold time, mmc3_cmd valid after mmc3_clk rising clock edge	2.83		1.46		ns
MMC7	t _{su(DATxV-CLKIH)}	Setup time, mmc3_datx valid before mmc3_clk rising clock edge	3.38		3.41		ns
MMC8	t _{h(CLKIH-DATxIV)}	Hold time, mmc3_datx valid after mmc3_clk rising clock edge	2.83		1.46		ns

⁽¹⁾ In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.

⁽²⁾ Timing parameters refer to output clock specified in Table 6-136.

⁽³⁾ The timing requirements are assured for the cycle jitter and duty cycle error conditions specified in Table 6-136.

⁽⁴⁾ Corresponding figures showing timing parameters are common with Standard MMC mode.



Table 6-136. MMC/SD/SDIO Switching Characteristics High-Speed MMC Mode⁽¹⁾⁽²⁾

NO.		PARAMETER		3.3V	UNIT
			MIN	MAX	
High-Spe	ed MMC Mode				
MMC1	t _{c(clk)}	Cycle time, output clk period		20.83	ns
MMC2	t _{W(clkH)}	Typical pulse duration, output clk high	X ⁽³⁾ *PO ⁽⁴⁾		ns
MMC2	t _{W(clkL)}	Typical pulse duration, output clk low	Y ⁽⁵⁾ *PO ⁽⁴⁾		ns
	t _{dc(clk)}	Duty cycle error, output clk		1041.67	ps
	t _{j(clk)}	Jitter standard deviation, output clk		200	ps
MMC/SD/	SDIO Interface 1				
	t _{c(clk)}	Rise time, output clk		3	ns
	t _{W(clkH)}	Fall time, output clk		3	ns
	t _{W(clkL)}	Rise time, output data		3	ns
	t _{dc(clk)}	Fall time, output data		3	ns
MMC5	t _{d(CLKOH-CMD)}	Delay time, mmc1_clk rising clock edge to mmc1_cmd transition	3.7	14.11	ns
MMC6	t _{d(CLKOH-DATx)}	Delay time, mmc1_clk rising clock edge to mmc1_datx transition	3.7	16.50	ns
MMC/SD/	SDIO Interface 2		·		
	t _{c(clk)}	Rise time, output clk		3	ns
	t _{W(clkH)}	Fall time, output clk		3	ns
	t _{W(clkL)}	Rise time, output data		3	ns
	t _{dc(clk)}	Fall time, output data		3	ns
MMC5	t _{d(CLKOH-CMD)}	Delay time, mmc2_clk rising clock edge to mmc2_cmd transition	3.7	14.11	ns
MMC6	t _{d(CLKOH-DATx)}	Delay time, mmc2_clk rising clock edge to mmc2_datx transition	3.7	16.50	ns
MMC/SD/	SDIO Interface 3				
	t _{c(clk)}	Rise time, output clk		3	ns
	t _{W(clkH)}	Fall time, output clk		3	ns
	t _{W(clkL)}	Rise time, output data		3	ns
	t _{dc(clk)}	Fall time, output data		3	ns
MMC5	t _{d(CLKOH-CMD)}	Delay time, mmc3_clk rising clock edge to mmc3_cmd transition	3.7	14.11	ns
MMC6	t _{d(CLKOH-DATx)}	Delay time, mmc3_clk rising clock edge to mmc3_datx transition	3.7	14.11	ns

- (1) In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.
- (2) The jitter probability density can be approximated by a Gaussian function.
- (3) The X parameter is defined as shown below.
- (4) PO = output clk period in ns.
- (5) The Y parameter is defined as shown below.

Table 6-137. X Parameter

CLKD	X
1 or Even	0.5
Odd	(trunc[CLKD/2]+1)/CLKD

Table 6-138. Y Parameter

CLKD	Υ
1 or Even	0.5
Odd	(trunc[CLKD/2])/CLKD



For details about clock division factor CLKD, see the AM35x Technical Reference Manual.

6.7.1.3 MMC/SD/SDIO in Standard MMC Mode and MMC Identification Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-139. MMC/SD/SDIO Timing Conditions Standard MMC Mode and MMC Identification Mode

TIMING CONDITION PARAMETER		1.	UNIT	
		MIN	MAX	
Standard MMC M	ode and MMC Identification Mode		•	
Input Conditions				
t _r	Input signal rise time	0.19	10	ns
t _f	Input signal fall time	0.19	10	ns
Output Condition	s			
C _{LOAD}	Output load capacitance	30		pF



Table 6-140. MMC/SD/SDIO Timing Requirements Standard MMC Mode and MMC Identification Mode (1)(2)

NO.		PARAMETER	1.4	8 V	3.	3V	UNIT
		MIN MAX		MAX	MIN	MAX	
Standa	rd MMC Mode an	d MMC Identification Mode			•		
MMC/S	D/SDIO Interface	1					
ММС3	t _{su(CMDV-CLKIH)}	Setup time, mmc1_cmd valid before mmc1_clk rising clock edge	2.13		2.41		ns
MMC4	t _{h(CLKIH-CMDIV)}	Hold time, mmc1_cmd valid after mmc1_clk rising clock edge	3.47		2.09		ns
MMC7	t _{su(DATxV-CLKIH)}	Setup time, mmc1_datx valid before mmc1_clk rising clock edge	2.13		2.41		ns
MMC8	t _{h(CLKIH-DATxIV)}	Hold time, mmc1_datx valid after mmc1_clk rising clock edge	3.47		2.09		ns
MMC/S	D/SDIO Interface	2	•	•	•	·	•
MMC3	t _{su(CMDV-CLKIH)}	Setup time, mmc2_cmd valid before mmc2_clk rising clock edge	2.88		3.23		ns
MMC4	t _{h(CLKIH-CMDIV)}	Hold time, mmc2_cmd valid after mmc2_clk rising clock edge	2.90		1.46		ns
MMC7	t _{su(DATxV-CLKIH)}	Setup time, mmc2_datx valid before mmc2_clk rising clock edge	2.88		3.23		ns
MMC8	t _{h(CLKIH-DATxIV)}	Hold time, mmc2_datx valid after mmc2_clk rising clock edge	2.90		1.46		ns
MMC/S	D/SDIO Interface	3			•		•
MMC3	t _{su(CMDV-CLKIH)}	Setup time, mmc3_cmd valid before mmc3_clk rising clock edge	3.38		3.41		ns
MMC4	t _{h(CLKIH-CMDIV)}	Hold time, mmc3_cmd valid after mmc3_clk rising clock edge	2.83		1.46		ns
MMC7	t _{su(DATxV-CLKIH)}	Setup time, mmc3_datx valid before mmc3_clk rising clock edge	3.38		3.41		ns
MMC8	t _{h(CLKIH-DATxIV)}	Hold time, mmc3_datx valid after mmc3_clk rising clock edge	2.83		1.46		ns

⁽¹⁾ Timing parameters are referred to output clock specified in Table 6-141.

Table 6-141. MMC/SD/SDIO Switching Characteristics Standard MMC Mode and MMC Identification $\mathsf{Mode}^{(1)(2)}$

NO.		PARAMETER	1.8V,	3.3V	UNIT
			MIN	MAX	
MMC Ide	entification Mod	de			
MMC1	t _{c(clk)}	Cycle time		2500	ns
MMC2	t _{W(clkH)}	Typical pulse duration, output clk high	X ⁽³⁾ *PO ⁽⁴⁾		ns
MMC2	t _{W(clkL)}	Typical pulse duration, output clk low	Y ⁽⁵⁾ *PO ⁽⁴⁾		ns
	t _{dc(clk)}	Duty cycle error, output clk		2604.17	ns
	t _{j(clk)}	Jitter standard deviation		200	ps
Standar	d MMC Mode				
MMC1	t _{c(clk)}	Cycle time		2500	ns
MMC2	t _{W(clkH)}	Typical pulse duration, output clk high	X ⁽³⁾ *PO ⁽⁴⁾		ns
MMC2	t _{W(clkL)}	Typical pulse duration, output clk low	Y ⁽⁵⁾ *PO ⁽⁴⁾		ns

⁽¹⁾ In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.

⁽²⁾ The timing requirements are assured for the cycle jitter and duty cycle error conditions specified in Table 6-141.

⁽³⁾ In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.

²⁾ The jitter probability density can be approximated by a Gaussian function.

⁽³⁾ The X parameter is defined as shown below.

⁴⁾ PO = output clk period in ns.

⁽⁵⁾ The Y parameter is defined as shown below.



Table 6-141. MMC/SD/SDIO Switching Characteristics Standard MMC Mode and MMC Identification $\mathsf{Mode}^{(1)(2)}$ (continued)

NO.		PARAMETER		/, 3.3V	UNIT
			MIN	MAX	
	t _{dc(clk)}	Duty cycle error, output clk		2604.17	ps
	t _{j(clk)}	Jitter standard deviation		200	ps
MMC/SD)/SDIO Interface 1				
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(Clk)}	Fall time, output data		10	ns
MMC5	t _{d(CLKOH-CMD)}	Delay time, mmc1_clk rising clock edge to mmc1_cmd transition	4.3	47.78	ns
MMC6	t _{d(CLKOH-DATx)}	Delay time, mmc1_clk rising clock edge to mmc1_datx transition	4.3	47.78	ns
MMC/SD	O/SDIO Interface 2				
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(Clk)}	Fall time, output data		10	ns
MMC5	t _{d(CLKOH-CMD)}	Delay time, mmc2_clk rising clock edge to mmc2_cmd transition	4.3	47.78	ns
MMC6	t _{d(CLKOH-DATx)}	Delay time, mmc2_clk rising clock edge to mmc2_datx transition	4.3	47.78	ns
MMC/SD	O/SDIO Interface 3	•			
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(Clk)}	Fall time, output data		10	ns
MMC5	t _{d(CLKOH-CMD)}	Delay time, mmc3_clk rising clock edge to mmc3_cmd transition	4.3	47.78	ns
MMC6	t _{d(CLKOH-DATx)}	Delay time, mmc3_clk rising clock edge to mmc3_datx transition	4.3	47.78	ns

Table 6-142. X Parameter


CLKD	X
1 or Even	0.5
Odd	(trunc[CLKD/2]+1)/CLKD

Table 6-143. Y Parameter

CLKD	Υ
1 or Even	0.5
Odd	(trunc[CLKD/2])/CLKD




For details about clock division factor CLKD, see the AM35x Technical Reference Manual.



In mmcx, x is equal to 1, 2, or 3.

Figure 6-66. MMC/SD/SDIO High-Speed and Standard MMC Modes Data/Command Receive



In mmcx, x is equal to 1, 2, or 3.

Figure 6-67. MMC/SD/SDIO High-Speed and Standard MMC Modes Data/Command Transmit

6.7.1.4 MMC/SD/SDIO in High-Speed SD Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-144. MMC/SD/SDIO Timing Conditions High-Speed SD Mode

	TIMING CONDITION PARAMETER		1.8V, 3.3V		
			MAX		
High-Speed SD	Mode				
Input Conditions	5				
t _R	Input signal rise time	0.19	3	ns	
t _F	Input signal fall time	0.19	3	ns	
Output Conditio	ns				
C _{LOAD}	Output load capacitance	3	30	pF	

Table 6-145. MMC/SD/SDIO Timing Requirements High-Speed SD Mode (1)(2)(3)

NO.	PARAMETER		1.8V, 3.3V		UNIT
				MAX	
High-Speed SD Mode					
MMC/SD/	SDIO Interface 1				
HSSD3	t _{su(CMDV-CLKIH)}	Setup time, mmc1_cmd valid before mmc1_clk rising clock edge	5.61		ns
HSSD4	t _{h(CLKIH-CMDIV)}	Hold time, mmc1_cmd valid after mmc1_clk rising clock edge	2.28		ns

- (1) In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.
- (2) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified in Table 6-146.
- (3) Timing Parameters refer to output clock specified in Table 6-146.



Table 6-145. MMC/SD/SDIO Timing Requirements High-Speed SD Mode⁽¹⁾⁽²⁾⁽³⁾ (continued)

NO.		PARAMETER	1.8V	, 3.3V	UNIT	
			MIN MAX			
HSSD7	t _{su(DATxV-CLKIH)}	Setup time, mmc1_datx valid before mmc1_clk rising clock edge	5.61		ns	
HSSD8	t _{h(CLKIH-DATxIV)}	Hold time, mmc1_datx valid after mmc1_clk rising clock edge	2.28		ns	
MMC/SD/	SDIO Interface 2					
HSSD3	t _{su(CMDV-CLKIH)}	Setup time, mmc2_cmd valid before mmc2_clk rising clock edge	5.61		ns	
HSSD4	t _{h(CLKIH-CMDIV)}	Hold time, mmc2_cmd valid after mmc2_clk rising clock edge	2.28		ns	
HSSD7	t _{su(DATxV-CLKIH)}	Setup time, mmc2_datx valid before mmc2_clk rising clock edge	5.61		ns	
HSSD8	t _{h(CLKIH-DATxIV)}	Hold time, mmc2_datx valid after mmc2_clk rising clock edge	2.28		ns	
MMC/SD/	SDIO Interface 3					
HSSD3	t _{su(CMDV-CLKIH)}	Setup time, mmc3_cmd valid before mmc3_clk rising clock edge	5.61		ns	
HSSD4	t _{h(CLKIH-CMDIV)}	Hold time, mmc3_cmd valid after mmc3_clk rising clock edge	2.28		ns	
HSSD7	t _{su(DATxV-CLKIH)}	Setup time, mmc3_datx valid before mmc3_clk rising clock edge	5.61		ns	
HSSD8	t _{h(CLKIH-DATxIV)}	Hold time, mmc3_datx valid after mmc3_clk rising clock edge	2.28		ns	

Table 6-146. MMC/SD/SDIO Switching Characteristics High-Speed SD Mode⁽¹⁾⁽²⁾

NO.		PARAMETER	1.8 V,	3.3 V	UNIT	
				MAX	l	
High-Spe	ed SD Mode					
HSSD1	t _{c(clk)}	Cycle time		20.83	ns	
HSSD2	t _{W(clkH)}	Typical pulse duration, output clk high	X ⁽³⁾ *PO ⁽⁴⁾		ns	
HSSD2	t _{W(clkL)}	Typical pulse duration, output clk low	Y ⁽⁵⁾ *PO ⁽⁴⁾		ns	
	t _{dc(clk)}	Duty cycle error, output clk		1041.67	ps	
	t _{j(clk)}	Jitter standard deviation		200	ps	
MMC/SD/	SDIO Interface 1	·				
	t _{r(clk)}	Rise time, output clk		3	ns	
	t _{f(clkH)}	Fall time, output clk		3	ns	
	t _{r(clkL)}	Rise time, output data		3	ns	
	t _{f(clk)}	Fall time, output data		3	ns	
HSSD5	t _{d(CLKOH-CMD)}	Delay time, mmc1_clk rising clock edge to mmc1_cmd transition	3.72	14.11	ns	
HSSD6	t _{d(CLKOH-DATx)}	Delay time, mmc1_clk rising clock edge to mmc1_datx transition	3.72	14.11	ns	
MMC/SD/	SDIO Interface 2					
	t _{r(clk)}	Rise time, output clk		3	ns	
	t _{f(clkH)}	Fall time, output clk		3	ns	
	t _{r(clkL)}	Rise time, output data		3	ns	
	t _{f(clk)}	Fall time, output data		3	ns	

- (1) In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.
- (2) The jitter probability density can be approximated by a Gaussian function.
- (3) The X parameter is defined as shown in Table 6-147.
- (4) PO = output clk period in ns.
- (5) The Y parameter is defined as shown in Table 6-148.



Table 6-146. MMC/SD/SDIO Switching Characteristics High-Speed SD Mode⁽¹⁾⁽²⁾ (continued)

NO.		PARAMETER	1.8 V	1.8 V, 3.3 V		
			MIN MAX			
HSSD5	t _{d(CLKOH-CMD)}	Delay time, mmc2_clk rising clock edge to mmc2_cmd transition	3.72	14.11	ns	
HSSD6	t _{d(CLKOH-DATx)}	Delay time, mmc2_clk rising clock edge to mmc2_datx transition	3.72	14.11	ns	
MMC/SD/	SDIO Interface 3		-	-		
	t _{r(clk)}	Rise time, output clk		3	ns	
	t _{f(clkH)}	Fall time, output clk		3	ns	
	t _{r(clkL)}	Rise time, output data		3	ns	
	t _{f(clk)}	Fall time, output data		3	ns	
HSSD5	t _{d(CLKOH-CMD)}	Delay time, mmc3_clk rising clock edge to mmc3_cmd transition	3.72	14.11	ns	
HSSD6	t _{d(CLKOH-DATx)}	Delay time, mmc3_clk rising clock edge to mmc3_datx transition	3.72	14.11	ns	


Table 6-147. X Parameters

CLKD	X
1 or Even	0.5
Odd	(trunc[CLKD/2]+1)/CLKD

Table 6-148. Y Parameters


CLKD	Υ
1 or Even	0.5
Odd	(trunc[CLKD/2])/CLKD

For details about clock division factor CLKD, see the AM35x Technical Reference Manual.



In mmcx, x is equal to 1, 2, or 3.

Figure 6-68. MMC/SD/SDIO High-Speed SD Mode Data/Command Receive



In mmcx, x is equal to 1, 2, or 3.

Figure 6-69. MMC/SD/SDIO High-Speed SD Mode Data/Command Transmit



6.7.1.5 MMC/SD/SDIO in Standard SD Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-149. MMC/SD/SDIO Timing Conditions Standard SD Mode

TIMING CONDITION PARAMETER		1.8V	UNIT	
		MIN	MAX	
Standard SD Mode			•	
Input Conditions				
t _R	Input signal rise time	0.19	10	ns
t _F	Input signal fall time	0.19	10	ns
Output Conditions				
C _{LOAD}	Output load capacitance	30		pF



Table 6-150. MMC/SD/SDIO Timing Requirements Standard SD Mode (1)(2)(3)

NO.		PARAMETER	1.8 V, 3.3V		UNIT
			MIN	MAX	
Stand	ard SD Mode				
MMC/	SD/SDIO Interface 1				
SD3	t _{su(CMDV-CLKIH)}	Setup time, mmc1_cmd valid before mmc1_clk rising clock edge	6.23		ns
SD4	t _{h(CLKIH-CMDIV)}	Hold time, mmc1_cmd valid after mmc1_clk rising clock edge	19.37		ns
SD7	t _{su(DATxV-CLKIH)}	Setup time, mmc1_datx valid before mmc1_clk rising clock edge	6.23		ns
SD8	t _{h(CLKIH-DATxIV)}	Hold time, mmc1_datx valid after mmc1_clk rising clock edge	19.37		ns
MMC/	SD/SDIO Interface 2				
SD3	t _{su(CMDV-CLKIH)}	Setup time, mmc2_cmd valid before mmc2_clk rising clock edge	6.23		ns
SD4	t _{h(CLKIH-CMDIV)}	Hold time, mmc2_cmd valid after mmc2_clk rising clock edge	19.37		ns
SD7	t _{su(DATxV-CLKIH)}	Setup time, mmc2_datx valid before mmc2_clk rising clock edge	6.23		ns
SD8	t _{h(CLKIH-DATxIV)}	Hold time, mmc2_datx valid after mmc2_clk rising clock edge	19.37		ns
MMC/	SD/SDIO Interface 3			1	
SD3	t _{su(CMDV-CLKIH)}	Setup time, mmc3_cmd valid before mmc3_clk rising clock edge	6.23		ns
SD4	t _{h(CLKIH-CMDIV)}	Hold time, mmc3_cmd valid after mmc3_clk rising clock edge	19.37		ns
SD7	t _{su(DATxV-CLKIH)}	Setup time, mmc3_datx valid before mmc3_clk rising clock edge	6.23		ns
SD8	t _{h(CLKIH-DATxIV)}	Hold time, mmc3_datx valid after mmc3_clk rising clock edge	19.37		ns

- (1) Timing parameters refer to output clock specified in Table 6-151.
- (2) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified in Table 6-151.
- (3) In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.

Table 6-151. MMC/SD/SDIO Switching Characteristics Standard SD Mode⁽¹⁾⁽²⁾

NO.	PARAMETER		1.8V, 3.3V		UNIT
			MIN	MAX	
Stand	ard SD Mode				
SD1	t _{c(clk)}	Cycle time		41.67	ns
SD2	t _{W(clkH)}	Typical pulse duration, output clk high	X ⁽³⁾ *PO ⁽⁴⁾		ns
SD2	t _{W(clkL)}	Typical pulse duration, output clk low	Y ⁽⁵⁾ *PO ⁽⁴⁾		ns
	t _{dc(clk)}	Duty cycle error, output clk		2083.33	ps
	t _{j(Clk)}	Jitter standard deviation		200	ps
MMC/	SD/SDIO Interf	ace 1	·		
	t _{r(clk)}	Rise time, output clk		10	ns
	t _{f(clkH)}	Fall time, output clk		10	ns
	t _{r(clkL)}	Rise time, output data		10	ns
	t _{f(clk)}	Fall time, output data		10	ns

- (1) The jitter probability density can be approximated by a Gaussian function.
- (2) In datx, x is equal to 1, 2, 3, 4, 5, 6, or 7.
- (3) The X parameter is defined as shown in Table 6-152.
- 4) PO = output clk period in ns.
- (5) The Y parameter is defined as shown in Table 6-153.



Table 6-151. MMC/SD/SDIO Switching Characteristics Standard SD Mode⁽¹⁾⁽²⁾ (continued)

NO.	PARAMETER		1.8V	, 3.3V	UNIT	
			MIN	MAX		
SD5	t _{d(CLKOH-CMD)}	Delay time, mmc1_clk rising clock edge to mmc1_cmd transition	6.13	35.53	ns	
SD6	t _{d(CLKOH-DATx)}	Delay time, mmc1_clk rising clock edge to mmc1_datx transition	6.13	35.53	ns	
MMC/	SD/SDIO Interface	2	•			
	t _{r(clk)}	Rise time, output clk		10	ns	
	t _{f(clkH)}	Fall time, output clk		10	ns	
	t _{r(clkL)}	Rise time, output data		10	ns	
	t _{f(Clk)}	Fall time, output data		10	ns	
SD5	t _{d(CLKOH-CMD)}	Delay time, mmc2_clk rising clock edge to mmc2_cmd transition	6.13	35.53	ns	
SD6	t _{d(CLKOH-DATx)}	Delay time, mmc2_clk rising clock edge to mmc2_datx transition	6.13	35.53	ns	
MMC/	SD/SDIO Interface	3				
	t _{r(clk)}	Rise time, output clk		10	ns	
	t _{f(clkH)}	Fall time, output clk		10	ns	
	t _{r(clkL)}	Rise time, output data		10	ns	
	t _{f(clk)}	Fall time, output data		10	ns	
SD5	t _{d(CLKOH-CMD)}	Delay time, mmc3_clk rising clock edge to mmc3_cmd transition	6.13	35.53	ns	
SD6	t _{d(CLKOH-DATx)}	Delay time, mmc3_clk rising clock edge to mmc3_datx transition	6.13	35.53	ns	


Table 6-152. X Parameter

CLKD	X
1 or Even	0.5
Odd	(trunc[CLKD/2]+1)/CLKD

Table 6-153. Y Parameter

CLKD	Y
1 or Even	0.5
Odd	(trunc[CLKD/2])/CLKD


For details about clock division factor CLKD, see the AM35x Technical Reference Manual.



In mmcx, x is equal to 1, 2, or 3.

Figure 6-70. MMC/SD/SDIO Standard SD Mode Data/Command Receive

www.ti.com



In mmcx, x is equal to 1, 2, or 3.

Figure 6-71. MMC/SD/SDIO Standard SD Mode Data/Command Transmit



6.8 Test Interfaces

The emulation and trace interfaces allow tracing activities of the following CPUs:

 ARM CortexTM-A8 through an Embedded Trace Macro-cell (ETM11) dedicated to enable real-time trace of the ARM subsystem operations.

All processors can be emulated via JTAG ports.

6.8.1 Embedded Trace Macro Interface (ETM)

The following tables assume testing over the recommended operating conditions.

Table 6-154. Embedded Trace Macro Interface Switching Characteristics

NO.		PARAMETER		MAX	UNIT
f	1/t _{c(CLK)}	Frequency, etk_clk		166	MHz
ETM0	t _{c(CLK)}	Cycle time	6.02		ns
ETM1	t _{W(CLK)}	Clock pulse width, etk_clk	3.01		ns
ETM2	t _{d(CLK-CTL)}	Delay time, etk_clk clock edge to etk_ctl transition	-0.5	0.5	ns
ETM3	t _{d(CLK-D)}	Delay time, etk_clk clock high to etk_d[15:0] transition	-0.5	0.5	ns




Figure 6-72. Embedded Trace Macro Interface

6.8.2 JTAG Interfaces

AM3517/05 JTAG TAP controller handles standard IEEE JTAG interfaces. The following sections define the timing requirements for several tools used to test the AM3517/05 processors as:

- Free running clock tool, like XDS560 and XDS510 tools
- · Adaptive clock tool, like RealView ICE tool and Lauterbach tool

6.8.2.1 JTAG Free Running Clock Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-155. JTAG Timing Conditions Free Running Clock Mode

TIMING CONDITION PARAMETER		1.8 V	3.3 V	
		MAX	MAX	UNIT
Input Conditions		·		
t _R	Input signal rise time	5	3	ns
t_{F}	Input signal fall time	5	3	ns
Output Condition	ns			
C_{LOAD}	Output load capacitance	3	30	



Table 6-156. JTAG Timing Requirements Free Running Clock Mode (1)(2)(3)

NO.		PARAMETER		1.8V		3.3V	
			MIN	MAX	MIN	MAX	
JT4	t _{c(tck)}	Cycle time	20		20		ns
JT5	t _{w(tckL)}	Typical pulse duration, jtag_tck low	10		10		ns
JT6	t _{w(tckH)}	Typical pulse duration, jtag_tck high	10		10		ns
	t _{dc(tck)}	Duty cycle error, jtag_tck	-1250	1250	-1250	1250	ps
	t _{j(tck)}	Cycle jitter	-1250	1250	-1250	1250	ps
JT7	t _{su(tdiV-rtckH)}	Setup time, jtag_tdi valid before jtag_rtck high	1.8		3.8		ns
JT8	t _{h(tdiV-rtckH)}	Hold time, jtag_tdi valid after jtag_rtck high	0.7		2.7		ns
JT9	t _{su(tmsV-rtckH)}	Setup time, jtag_tms valid before jtag_rtck high	1.8		3.8		ns
JT10	t _{h(tmsV-rtckH)}	Hold time, jtag_tms valid after jtag_rtck high	0.7		2.7		ns
JT12	t _{su(emuxV-rtckH)}	Setup time, jtag_emux	14.6		14.6		ns
JT13	t _{h(emuxV-rtckH)}	Hold time,jtag_emux	2		2		ns

⁽¹⁾ Maximum cycle jitter supported by jtag _tck input clock.

Table 6-157. JTAG Switching Characteristics Free Running Clock Mode⁽¹⁾⁽²⁾

			1.8	3 V	3.3	3 V	
NO.	PARAMETER		MIN	MAX	MIN	MAX	UNIT
JT1	t _{c(rtck)}	Cycle time ⁽¹⁾ , jtag_rtck period	20		20		ns
JT2	t _{w(rtckL)}	Typical pulse duration, jtag_rtck low	10		10		ns
JT3	t _{w(rtckH)}	Typical pulse duration, jtag_rtck high	10		10		ns
	t _{dc(rtck)}	Duty cycle error, jtag_rtck	-1250	1250	-1250	1250	ps
	t _{j(rtck)}	Jitter standard deviation (2), jtag_rtck		33.33		33.33	ps
	t _{R(rtck)}	Rise time, jtag_rtck		4		4	ns
	t _{F(rtck)}	Fall time, jtag_rtck		4		4	ns
JT11	t _{d(rtckL-tdoV)}	Delay time, jtag_rtck low to jtag_tdo valid	-5.8	5.8	-8	8	ns
	t _{R(tdo)}	Rise time, jtag_tdo		4		4	ns
	t _{F(tdo)}	Fall time, jtag_tdo		4		4	ns
JT14	t _{d(rtckH-emuxV)}	Delay time, jtag_rtck high to ,jtag_emux	2.7	15.1	2.7	15.1	ns
	t _{R(emux)}	Rise time, jtag_emux		6		6	ns
	t _{F(emux)}	Fall time, jtag_emux		6		6	ns


⁽¹⁾ Related with the jtag_rtck maximum frequency.

⁽²⁾ x = 0 to 1

⁽³⁾ The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

⁽²⁾ The jitter probability density can be approximated by a Gaussian function.





In jtag_emux, x is equal to 0 to 1.

Figure 6-73. JTAG Interface Timing Free Running Clock Mode

6.8.2.2 JTAG Adaptive Clock Mode

The following tables assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 6-158. JTAG Timing Conditions Adaptive Clock Mode

TI	MING CONDITION PARAMETER	1.8 V	3.3 V	
		MAX		UNIT
Input Condition	ons			
t _R	Input signal rise time	5	3	ns
t _F	Input signal fall time	5	3	ns
Output Condit	tions			•
C _{LOAD}	Output load capacitance		30	pF

Table 6-159. JTAG Timing Requirements Adaptive Clock Mode⁽¹⁾⁽²⁾

			1.8 V		3.3 V		
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
JA4	t _{c(tck)}	Cycle time	20		20		ns
JA5	t _{w(tckL)}	Typical pulse duration, jtag_tck low	10		10		ns
JA6	t _{w(tckH)}	Typical pulse duration, jtag_tck high	10		10		ns
	t _{dc(lclk)}	Duty cycle error, jtag_tck	-2500	2500	-2500	2500	ps
	t _{j(lclk)}	Cycle jitter	-1500	1500	-1500	1500	ps
JA7	t _{su(tdiV-tckH)}	Setup time, jtag_tdi valid before jtag_tck high	13.8		13.8		ns
JA8	t _{h(tdiV-tckH)}	Hold time, jtag_tdi valid after jtag_tck high	13.8		13.8		ns
JA9	t _{su(tmsV-tckH)}	Setup time, jtag_tms valid before jtag_tck high	13.8		13.8		ns
JA10	t _{h(tmsV-tckH)}	Hold time, jtag_tms valid after jtag_tck high	13.8		13.8		ns

⁽¹⁾ Maximum cycle jitter supported by jtag _tck input clock.

⁽²⁾ The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.



Table 6-160. JTAG Switching Characteristics Adaptive Clock Mode⁽¹⁾

			1.8 V		3.3 V		
NO.	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
JA1	t _{c(rtck)}	Cycle time	20		20		ns
JA2	t _{w(rtckL)}	Typical pulse duration, jtag_rtck low	10		10		ns
JA3	t _{w(rtckH)}	Typical pulse duration, jtag_rtck high	10		10		ns
	t _{dc(rtck)}	Duty cycle error, jtag_rtck	-2500	2500	-2500	2500	ps
	t _{j(rtck)}	Jitter standard deviation		33.33		33.33	ps
	t _{R(rtck)}	Rise time, jtag_rtck		4		4	ns
	t _{F(rtck)}	Fall time, jtag_rtck		4		4	ns
JA11	t _{d(rtckL-tdoV)}	Delay time, jtag_rtck low to jtag_tdo valid	-14.6	14.6	-14.6	14.6	ns
	t _{R(tdo)}	Rise time, jtag_tdo,		4		4	ns
	t _{F(tdo)}	Fall time, jtag_tdo		4		4	ns

(1) The jitter probability density can be approximated by a Gaussian function.




Figure 6-74. JTAG Interface Timing Adaptive Clock Mode



7 PACKAGE CHARACTERISTICS

7.1 Package Thermal Resistance

Table 7-1 provides the thermal resistance characteristics for the recommended package types used on the AM3517/05

Table 7-1. AM3517/05 Thermal Resistance Characteristics (1)

PACKAGE	POWER (W)	R _{JA} (C/W)	R _{JB} (C/W)	R _{JC} (C/W)	BOARD TYPE Figure 6-31
ZCN Pkg.	1.6	24.58	10.81	-	2S2P
ZER Pkg.	1.6	15.8	6	6	2S2P

(1) R_{JA} (Theta-JA) = Thermal Resistance Junction-to-Ambient, C/W R_{JB} (Theta-JB) = Thermal Resistance Junction-to-Board, C/W

R_{JC} (Theta-JC) = Thermal Resistance Junction-to-Case, C/W

7.2 Device Support

7.2.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all AM3517/05 microprocessors and support tools. Each device has one of three prefixes: X, P, or null (no prefix). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices/tools (TMDS).

Device development evolutionary flow:

X Experimental device that is not necessarily representative of the final devices electrical specifications and may not use production assembly flow. (TMX definition)

P Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications. (TMP definition)

null Production version of the silicon die that is fully qualified. (TMS definition)

Support tool development evolutionary flow:

TMDX Development support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully qualified development support product.

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

Developmental product is intended for internal evaluation purposes.

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TIs standard warranty applies.

Predictions show that prototype devices (X or P), have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For additional description of the device nomenclature markings, see the *AM35x Processor Silicon Errata* (literature number SPRZ306).






Figure 7-1. Device Nomenclature

7.2.2 Documentation Support

7.2.2.1 Related Documentation from Texas Instruments

The following documents describe the AM3517/05 . Copies of these documents are available on the Internet at www.ti.com. Tip: Enter the literature number in the search box provided at www.ti.com.

The current documentation that describes the AM3517/05 ARM Microprocessor, related peripherals, and other technical collateral, is available in the product folder at: www.ti.com.

SPRUGR0 AM35x ARM Microprocessor Technical Reference Manual. Collection of documents providing detailed information on the SitaraTM architecture including power, reset, and clock control, interrupts, memory map, and switch fabric interconnect. Detailed information on the microprocessor unit (MPU) subsystem as well a functional description of the peripherals supported on AM3517/05 devices is also included.

7.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

<u>TI E2E Community</u> *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

<u>TI Embedded Processors Wiki</u> Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.3.0.2 Related Documentation from Other Sources

The following documents are related to the AM3517/05 . Copies of these documents can be obtained directly from the internet or from your Texas Instruments representative.

Cortex-A8 Technical Reference Manual. This is the technical reference manual for the Cortex-A8 processor. A copy of this document can be obtained via the internet at http://infocenter.arm.com. Please see the AM3517/05 ARM Microprocessor Silicon Errata (literature number SPRZ306) to determine the revision of the Cortex-A8 core used on your device.

ARM Core CortexTM**-A8 (AT400/AT401) Errata Notice.** Provides a list of advisories for the different revisions of the Cortex-A8 processor. Contact your TI representative for a copy of this document. Please see the *AM3517/05 ARM Microprocessor Silicon Errata* (literature number <u>SPRZ306</u>) to determine the revision of the Cortex-A8 core used on your device.



7.4 Mechanical Data

1-Jul-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
AM3505AZCN	ACTIVE	NFBGA	ZCN	491	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZCNA	ACTIVE	NFBGA	ZCN	491	1	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZCNAC	ACTIVE	NFBGA	ZCN	491	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZCNC	ACTIVE	NFBGA	ZCN	491	450	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZER	ACTIVE	BGA	ZER	484	60	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZERA	ACTIVE	BGA	ZER	484	60	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZERAC	ACTIVE	BGA	ZER	484	300	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3505AZERC	ACTIVE	BGA	ZER	484	300	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZCN	ACTIVE	NFBGA	ZCN	491	1	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZCNA	ACTIVE	NFBGA	ZCN	491	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZCNAC	ACTIVE	NFBGA	ZCN	491	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZCNC	ACTIVE	NFBGA	ZCN	491	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZER	ACTIVE	BGA	ZER	484	60	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZERA	ACTIVE	BGA	ZER	484	60	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZERAC	ACTIVE	BGA	ZER	484	300	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	
AM3517AZERC	ACTIVE	BGA	ZER	484	300	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

1-Jul-2011

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZCN (S-PBGA-N491)

PLASTIC BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. nFBGA package configuration.
- D. This is a Pb-free solder ball design.



ZER (S-PBGA-N484)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-151
- D. Thermally enhanced molded plastic package with heat slug (HSL).
- E. This is a Pb-free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page