Department of Computer Science Technical University of Cluj-Napoca





Floating Point Arithmetic Logic Unit

 $Laboratory\ activity\ 2024\text{--}2025$

Name: Suciu Andrei Group: 30431 Email: suciu.se.an@student.utcluj.ro

Structure of Computer Systems





Contents

1	Pro 1.1 1.2	Specifications	1 1
2	Bibl 2.1 2.2 2.3	Floating Point	2 2 2 2
3	Dev	relopment Plan	
	3.1	±	3
	3.2	v	3
	3.3 3.4	· ·	3
	$\frac{3.4}{3.5}$	· ·	3
	3.6		3
	0.0	110Joco 200 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_
4	Floa	ating Point ALU Structure	_
	4.1	0	4
			4
	4.0	0 1	4
	4.2	Design	5
		4.2.1 ALC	
		1	6
		1	6
			8
	4.3	1 0	9
_	m 4	•	•
5	Test 5.1	9	9
	5.1		9
		5.1.2 Special Cases	
	5.2	Multiplication	
		5.2.1 Regular Beheviour	
		5.2.2 Special Cases	1
c	Cod	le 12	•
6	6.1	ALU	
	6.2	Comparator	
	6.3	Register with multiplexer	
	6.4	Wallace Tree Multiplier	
	6.5	Control Unit	
	6.6	ALU Top level	4
	6.7	ROM	
	6.8	Testbenches	7
7	Bib	liography 23	3

1 Project Overview

1.1 Specifications

Design an arithmetic logic unit on a 32-bit architecture capable of performing addition and multiplication operations on floating point numbers, encoded in the IEEE 754 standard. The ALU will be implemented on an FPGA, and must run and display various example operations. The ALU must be able to perform the following operations:

- 32-bit floating point addition
- 32-bit floating point multiplication

1.2 Design

The implementation of the arithmetic logic unit will be designed in VHDL, using Vivado. The ALU will be contained within a master project which will provide the input and output display functionalities according to the FPGA provided at the laboratory. The project will be broken down into multiple smaller sources, each of which will be implemented using a behavioural style. Finally, all the project sources will be combined structurally to form a cohesive unit.

2 Bibliographic Research

2.1 Arithmetic Logic Unit

In computing, an arithmetic logic unit (ALU) is a combinational digital circuit that is able to perform arithmetic on binary numbers. It is a fundamental building block of many other circuits, such as CPU or GPU. The ALU receives two input operands, an operation code, to decide which operation to perform, and optionally, a carry-in bit. Then, the result of the operation will be sent on the output signal.

2.2 Floating Point

In computing, numbers are represented in binary notation, as a series of bits, which can take values of either 1 or 0. In order to represent fractional parts, we must place a comma somewhere inside the number's representation. However, this greatly reduces the range of numbers which can be represented on a limitied amount of bits. In order to increase the range, we can imagine the comma moving (floating) left or right across the binary representation, according to what number we want to represent.

Thus, we will to reserve a few bits for storing the position of the comma, creating a floating point number.

2.3 IEEE 754

The IEEE 754 defines the most widealy used standard for floating point numbers. Instead of storing the position of the comma, and the number itself, we will take advantage of scientific notation. In decimal scientific notation, the magnitude of the number is represented as a power of 10, and the "mantissa," essentially the core of the number, is stored as a fractional number between 1 and 10.

Moving this format to binary, we can observe that no matter the number, the mantissa will always start with a leading "1." Thus, we can assume this part of the number and save 1 bit. The magnitude represents the exponent of a power of 2. Furthermore, there is one more bit for the sign of the number, 0 for positive, and 1 for negative.

Overall, for a 32 bit number, the IEEE 754 standard formats the bits as such:

- \bullet 1 bit for the sign of the number
- 8 bits for the exponent
- 23 bits for the mantissa

The IEEE 754 standard also mentions the format for special values. There are five such numbers:

- Zero All exponent bits and all mantissa bits are set to 0. Can be either positive or negative depending on the sign bit.
- Infinity All exponent bits are set to 1, and all mantissa bits are set to 0. Can be either positive or negative depending on the sign bit.

• NaN (Not a Number) — All exponent bits are set to 1, and at least one mantissa bit is set to 1. The sign bit is not taken into consideration.

3 Development Plan

3.1 Development Overview

It is proposed that by each project meeting a different subsection of the Floating Point ALU will be completed, to be tested at the laboratory, and any irregularities in behaviour to be elliminated. By the end of the semester, the whole project must be completed and must be presented by the last week.

3.2 Project Lab 1

The project overview and development plan will be finalised and presented.

3.3 Project Lab 2

The supporting environment for the project must be implemented and tested on the FPGA. It must be capable of displaying numbers stored in a Read-Only Memory using a Seven-Segment Display, and must be capable of switching between multiple display modes using switches or buttons as input.

3.4 Project Lab 3

The floating point addition subsection of the ALU must be implemented as a separate circuit and must be fully functional.

3.5 Project Lab 4

The floating point multiplication subsection of the ALU must be implemented as a separate circuit and must be fully functional.

3.6 Project Lab 5

Any remaining part of the project will be implemented, and the board's functionality will be fully tested. Any errors in the circuit's operations will be removed. The documentation will be updated as well, should the need arise.

4 Floating Point ALU Structure

The Operation of the Floating Point ALU is composed of three steps:

- 1. Check the validity of the inputs and the operation to be performed, and either proceed to the next step, or write the appropriate value and end the algorithm.
- 2. Perform the operation, with all required steps.
- 3. Realign the number to the IEEE 754 standard, and check for exponent overflow or underflow.

In order to implement the Floating Point ALU, we will use Registers, Comparators, a smaller ALU capable of integer operations, a Wallace Tree Multiplier, and the Control Unit, implemented as a Finite State Machine.

We can speed up the circuit by utilizing multiple comparators. For this implementation, we will use two comparators.

4.1 Algorithm

4.1.1 Floating Point Adder

The Floating point Adder takes as inputs the two numbers, A and B, which are divided into their respective sign, exponent, and mantissa (with a 1 implicitly placed on the 24th bit.

First, we compare the exponents, and the mantissa of the number with the smaller exponent is shifted to the right and its exponent is incremented until the exponents are equal. This way, the numbers are aligned to the same exponent. Next, we perform the addition of the mantissa. If the signs are equal, we simply add the two mantissas together, otherwise, we subtract the smaller mantissa from the larger one, and use the sign of the number with the larger mantissa for the result.

Finally, we realign the resulting number to the IEEE-754 standard. If the mantissa has become too large, and there is a '1' on the 25th bit, we shift the result right and increment the exponent. If the mantissa is too small, we shift left and decrement the exponent until there is a '1' on exactly the 24th bit.

4.1.2 Floating Point Multiplier

The Floating Point Multiplier takes as inputs the two numbers, A and B, which are divided into their respective sign, exponent, and mantissa (with a 1 implicitly placed on the 24th bit.


First, we add the two exponents together and subtract 127 from the resulting sum. This is because the exponents are implicitly stored as (127 + exponent). Next, we perform the multiplication on the mantissas. We can use a Wallace Tree Multiplier to perform the multiplication in a single clock cycle, which simplifies the circuit significantly.

Since we use a standard 32 bit Wallace Tree Multiplier and the mantissa has only 24 bits, we extend with zero to the right. The two mantissas will always start with a 1 on the MSB, and by multiplying them, the resulting number will also have a 1 on the 64th bit. We simply select the next most significant 23 bits for the result mantissa, with no need to shift and align the number.

4.2 Design

4.2.1 ALU

Figure 1: Simple Integer ALU



The ALU takes as input the two numbers, and a selection for which operation to be performed. Since it performs elementary operations, this is a combinational logic circuit, and requires no clock.

The ouputs are the result of the operation, and an additional carry out bit, marked as cout.

The ALU is capable of performing four operations:


- Addition: result = numA + numB
- Subtraction: result = numA numB
- Increment result = numA + 1
- Decrement result = numA 1

In case of any overflow or underflow, the cout bit is set to 1, otherwise it remains 0.

4.2.2 Comparator

The comparator takes as input two numbers, and the outputs eq and greater are set to 1 if numA > numB and if numA = numB respectively.

Figure 2: Integer Comparator



4.2.3 Multiplier

The mantissa multiplier was implemented as a wallace tree, capable of performing 32 bit multiplication. The result is on 64 bits. The desing was created recursively, starting from the 4 bit wallace tree multiplier. Each number is split into Low and High, and then multiplied, shifted, and added accordingly.

numA[31:0]

Multiplier
Lo Lo

Multiplier
Lo Hi

Multiplier
Hi Lo

Multiplier
Hi Lo

Multiplier
Hi Hi

Figure 3: Structure of Wallace Tree Multiplier

The entity for the Components used is available here.

4.2.4 Control Unit

The Control Unit is the most complex part of the floating point adder. It is a finite state machine which controls all the select signals for the various components of the design. It switches states synchronously, and based on the state and

results from differing components, sets the select signals for the multiplexers, the write signals for the registers, and the operation for the ALU. The Control Unit is a finite state machine with 22 states, divided into 6 groups:

- Idle: *idle_state*Machine is idle and not busy performing any operation.
- Check Input: check_nan_1, check_nan_2, check_zero, valid_op

 Check the validity of the inputs and either proceed with the algorithm or
 write the result directly.
- Perform FP Addition: fpAdd_compare, fpAdd_add Shift mantissa and increment exponents until they are equal, then add the mantissas.
- Perform FP Multiplication: $fpMul_add$, $fpMul_sub127$, $fpMul_mul$ Add the two exponents together, subtract 127 from the result, and multiply the mantissas.
- Realign to Standard: align, verify_exponent_overflow, verify_exponent_underflow Realign mantissa to standard and check for overflow or underflow in the exponent.
- Write Special: writeNan, writeInfinityXor, writeInfinityPos, writeInfinityNeg, writeZeroXor, writeZeroPos, writeZeroNeg, writeNum1, writeNum2 Used when operation is invalid.




Figure 4: The Control Unit transition diagram

The entity for the Control Unit is available here.

4.2.5 Top Level Design

Following the design specifications, all the components were connected. A separate register was used for each part of the inputs and outputs, and two comparators were used to speed up the process. Multiplexers were used to switch between the inputs to the different components. Since there is more space in the register than is needed to store the mantissa, it is stored left aligned, and padded with 0. Only the most significant bits from the mantissa register and multiplier result are used, ensuring there is never a mantissa overflow.




Figure 5: The top level design

4.3 Implementation

The code for the Comparator, ALU, Control Unit and Registers was written in a behavioural stlye. The code for the Multiplier, and Top Level was written in a structural stlye.

For ease of implementation, separate register components were written with a 4:1, and an 8:1 multiplexer included.

The Top Level Design is mostly composed of port maps, with a couple of multiplexers for the ALU and Comparators.

The Control Unit is a Finite State Machine composed of two processes:

- The first porcess calculates the next state of the machine. The switching between states is done synchronously. When checking the inputs, internal flags are set to 1 or 0, These flags and the operation input then form an address in a ROM which gives the next state.
- The second process represents a multitude of multiplexers and simple logic gates which caluclate the output signals based on the current state and the inputs given. This process is asynchronous.

The code for the ROM is available here.

5 Testing


Testbenches were written for the Addition Operation and the Multiplication Operation. Multiple combinations of inputs were used, and the machines ability to detect wrong inputs was also tested.

The inputs are captured immediately as the start value is read as 1 on a rising edge of the clock. A change in inputs afterwards will not affect the performance. While the machine is busy, the working bit is set to 1, otherwise, while it is idle it remains 0. Once the algorithm is finished and the working bit is set to 0, the output will remain stable. If the machine is started again, the output will still remain stable for at least *one* clock cycle. Afterwards, it cannot be guaranteed what will appear on the output while the working flag is active.

5.1 Addition

5.1.1 Regular Behaviour

The FP ALU performs as expected under regular circumstances. It is performs as expected when adding positive numbers, when adding negative numbers, and when adding zero to a number.




5.1.2 Special Cases

Based on the ROM in the Control Unit, the special cases for addition are as follows:

- $(+\infty) + (+\infty) = +\infty$
- $(+\infty) + (-\infty) = NaN$
- $(+\infty) + (\pm 0) = +\infty$
- $(\pm \infty) + x = \pm \infty$
- $(-\infty) + (-\infty) = -\infty$
- $(-\infty) + (\pm 0) = -\infty$
- $(\pm 0) + (\pm 0) = +0$
- $(\pm 0) + (\mp 0) = +0$
- $(\pm 0) + x = +0$

Also including their reciprocals. These special cases were tested, and the correct result was given.




The code for the Add Testebench is available here.

5.2 Multiplication

5.2.1 Regular Beheviour

Under regular circumstances the multiplication is performed correctly. When multiplying numbers with the same sign, the resulting sign is positive, and when multiplying with 0, the result will also be 0, with the same logic applied for the sign.




5.2.2 Special Cases

Based on the ROM in the Control Unit, the special cases for addition are as follows:

- $(\pm \infty) * (\pm \infty) = +\infty$
- $(\pm \infty) * (\mp \infty) = -\infty$
- $(\pm \infty) * (\pm 0) = NaN$
- $(\pm \infty) * (\mp 0) = NaN$
- $(\pm \infty) * x = (XOR)\infty$
- $(-\infty) + (\pm 0) = -\infty$
- $(\pm 0) * (\pm 0) = +0$
- $(\pm 0) * (\mp 0) = -0$
- $(\pm 0) * x = (XOR)0$

Also including their reciprocals. These special cases were tested, and the correct result was given.



The code for the Mul Testebench is available here.

6 Code

6.1 ALU

```
entity alu32bit is
Port (

numA : in STD_LOGIC_VECTOR (31 downto 0);
numB : in STD_LOGIC_VECTOR (31 downto 0);
op : in STD_LOGIC_VECTOR (31 downto 0);
output : out STD_LOGIC_VECTOR (31 downto 0);
cout: out std_logic);
end alu32bit;
```

6.2 Comparator

```
entity comparator32bit is
Port ( numA : in STD_LOGIC_vector(31 downto 0);
numB : in STD_LOGIC_vector(31 downto 0);
eq : out STD_LOGIC;
greater : out STD_LOGIC);
end comparator32bit;
```

6.3 Register with multiplexer

```
entity register32bitW4x1Mux is

Port ( A : in STD_LOGIC_VECTOR (31 downto 0);

B : in STD_LOGIC_VECTOR (31 downto 0);

C : in STD_LOGIC_VECTOR (31 downto 0);

D : in STD_LOGIC_VECTOR (31 downto 0);

S: in std_logic_vector(1 downto 0);

write : in STD_LOGIC;

clk : in STD_LOGIC;

output : out STD_LOGIC_VECTOR (31 downto 0));

end register32bitW4x1Mux;
```

6.4 Wallace Tree Multiplier

```
entity multiplier32bit is
Port ( numA : in STD_LOGIC_VECTOR (31 downto 0);
numB : in STD_LOGIC_VECTOR (31 downto 0);
result : out STD_LOGIC_VECTOR (63 downto 0));
end multiplier32bit;
```

6.5 Control Unit

```
entity controlUnit is
       Port (
2
          clk : in STD_LOGIC;
3
          reset: in std_logic;
4
          start:in std_logic;
5
          op:in std_logic;
7
          writeSign1:out std_logic;
          writeSign2:out std_logic;
          writeSignRes:out std_logic;
10
11
          writeExponent1:out std_logic;
12
          writeExponent2:out std_logic;
13
14
          writeExponentRes:out std_logic;
15
16
          writeMantissa1:out std_logic;
          writeMantissa2:out std_logic;
17
          writeMantissaRes:out std_logic;
18
19
20
          selectSign1:out std_logic_vector(1 downto 0);
          selectExponent1:out std_logic_vector(1 downto 0);
21
22
          selectMantissa1:out std_logic_vector(1 downto 0);
23
          selectSign2:out std_logic_vector(1 downto 0);
24
          selectExponent2:out std_logic_vector(1 downto 0);
25
          selectMantissa2:out std_logic_vector(1 downto 0);
26
27
          selectSignRes:out std_logic_vector(2 downto 0);
          selectExponentRes:out std_logic_vector(2 downto 0);
29
          selectMantissaRes:out std_logic_vector(2 downto 0);
30
31
          outSign1:in std_logic;
32
33
          outSign2:in std_logic;
          outSignRes:in std_logic;
34
35
          outMantissaRes31:in std_logic;
36
          comparator1Select:out std_logic_vector(2 downto 0);
37
38
          comparator1Eq:in std_logic;
39
          comparator1Greater:in std_logic;
40
          comparator2Select:out std_logic_vector(2 downto 0);
41
          comparator2Eq:in std_logic;
42
          comparator2Greater:in std_logic;
43
          alu32bitOp:out std_logic_vector(1 downto 0);
45
46
          alu32bitSelect:out std_logic_vector(2 downto 0);
          alu32bitCout: in std_logic;
47
48
          infinityFlag:out std_logic;
49
          zeroFlag:out std_logic;
50
          nanFlag:out std_logic;
51
52
          working:out std_logic
53
54
       );
       end controlUnit;
```

6.6 ALU Top level

```
entity aluFloat is
       Port (
2
           clk : in STD_LOGIC;
3
            start:in std_logic;
4
           reset:in std_logic;
5
           op : in STD_LOGIC;
7
           num1 : in STD_LOGIC_VECTOR (31 downto 0);
            num2 : in STD_LOGIC_VECTOR (31 downto 0);
10
            res : out STD_LOGIC_VECTOR (31 downto 0);
11
            working:out std_logic;
12
           infinityFlag:out std_logic;
13
14
            zeroFlag:out std_logic;
            nanFlag:out std_logic
15
16
       );
       end aluFloat;
```

6.7 ROM

```
case internalFlags is
2
            internalFlags<=op & infinityPos1 & infinityNeg1 &</pre>
        infinityPos2 & infinityNeg2 &
                     zeroPos1 & zeroNeg1 & zeroPos2 & zeroNeg2;
3
                 when "00000000"=>
5
                      state <= fpAdd_compare;
6
                 -- +infinity + x
                 when b"0_10_10_00_00" => -- + inf + + inf
8
                      state <= writeInfinityPos;</pre>
9
                 when b"0_10_01_00_00" => -- + inf + -inf
10
                      state <= writeNan;
11
                 when b"0_10_00_10" => -- + inf + +0
12
                     state <= writeInfinityPos;
                 when b"0_10_00_00_01" = > -- + inf + -0
14
                     state <= writeInfinityPos;</pre>
15
                 when b"0_10_00_00_00" => -- + inf + x
16
                      state <= writeInfinityPos;</pre>
17
18
                 -- -infinity + x
19
                 when b"0_01_10_00_00" => -- - inf + + inf
20
                      state <= writeNan;
21
                 when b"0_01_01_00_00"=> -- -inf + -inf
22
                     state <= writeInfinityNeg;
                 when b"0_01_00_00_10" => -- - inf + +0
24
25
                     state <= writeInfinityNeg;</pre>
                 when b"0_01_00_00_01" => -- - inf + -0
26
                      state <= writeInfinityNeg;</pre>
27
28
                 when b"0_01_00_00_00" => -- - inf + x
                      state <= writeInfinityNeg;</pre>
29
30
                 -- +0 + x
31
                 when b"0_00_10_10_00" => -- +0 + +inf
32
33
                      state <= writeInfinityPos;</pre>
                 when b"0_00_01_10_00" => -- +0 + -inf
34
                     state <= writeInfinityNeg;</pre>
35
36
                 when b"0_00_00_10_10" => -- +0 + +0
                      state <= writeZeroPos;</pre>
37
```

```
when b"0_00_10_01=> -- +0 + -0
38
                    state<=writeZeroPos;
39
                 when b"0_00_00_10_00" => -- +0 + x
40
41
                     state <= writeNum2:
42
                  -- -0 + x
43
                 when b"0_00_10_01_00" => -- -0 + +inf
                 state <= writeInfinityPos; when b"0_00_01_01_01 => -- -0 + -inf
45
46
                     state <= writeInfinityNeg;
47
                 when b"0_00_00_01_10"=> -- -0 + +0
48
49
                     state <= writeZeroPos;
50
                 when b"0_00_00_01_01"=> -- -0 + -0
                     state <= writeZeroNeg;
51
                 when b"0_00_00_01_00" => -- -0 + x
                     state <= writeNum2;
54
                 -- x + special
                 when b"0_00_10_00_00" => -- x + + inf
56
57
                     state <= writeInfinityPos;</pre>
                 when b"0_00_01_00_00" => -- x + -inf
58
                     state<=writeInfinityNeg;</pre>
59
                 when b"0_00_00_00_10" => -- x + +0
60
                    state <= writeNum1;
61
                 when b"0_00_00_00_01"=> -- x + -0
62
63
                      state <= writeNum1;
64
65
             internalFlags<=op & infinityPos1 & infinityNeg1 &</pre>
        infinityPos2 & infinityNeg2 &
                     zeroPos1 & zeroNeg1 & zeroPos2 & zeroNeg2;
66
                 when "100000000"=>
67
                     state <= fpMul_add;
68
69
                 -- +infinity * x
                 when b"1_10_10_00_00" => -- + inf * + inf
71
72
                     state <= writeInfinityPos;</pre>
73
                 when b"1_10_01_00_00" => -- + inf * -inf
                     state <= writeInfinityNeg;</pre>
74
75
                 when b"1_10_00_00_10" => -- + inf * +0
                     state <= writeNan;
76
                 when b"1_10_00_00_01"=> -- + inf * -0
77
78
                     state <= writeNan;
                 when b"1_10_00_00_00" => -- + inf * x
79
80
                     state <= writeInfinityXor;</pre>
81
                 -- -infinity * x
82
                 when b"1_01_10_00_00" => -- - inf * + inf
                     state <= writeInfinityNeg;</pre>
84
                 when b"1_01_01_00_00"=> -- -inf * -inf
85
                     state <= writeInfinityPos;
                 when b"1_01_00_00_10" => -- -inf * +0
87
88
                     state <= writeNan;
                 when b"1_01_00_00_01"=> -- -inf * -0
89
                     state <= writeNan;
90
                 when b"1_01_00_00_00"=> -- - inf * x
91
                     state <= writeInfinityXor;</pre>
92
93
                 -- +0 * x
94
                 when b"1_00_10_10_00" => -- +0 * +inf
95
96
                     state <= writeNan;
                 when b"1_00_01_10_00" => -- +0 * -inf
97
                     state <= writeNan;
98
```

```
when b"1_00_00_10_10" => -- +0 * +0
99
100
                     state <= writeZeroPos;
                  when b"1_00_00_10_01" => -- +0 * -0
101
102
                      state<=writeZeroNeg;
                  when b"1_00_00_10_00"=> -- +0 * x
103
                      state <= writeZeroXor;</pre>
104
105
                  -- -0 * x
106
                  when b"1_00_10_01_00"=> -- -0 * +inf
107
108
                      state <= writeNan;
                  when b"1_00_01_01_00" => -- -0 * -inf
109
110
                      state <= writeNan;
                  when b"1_00_00_01_10" => -- -0 * +0
111
                      state <= writeZeroNeg;
112
                  when b"1_00_00_01_01"=> -- -0 * -0
113
                  state <= writeZeroPos;
when b"1_00_00_01_00"=> -- -0 * x
114
115
116
                      state <= writeZeroXor;</pre>
                  -- x * special
118
                  when b"1_00_10_00_00" => -- x * + inf
119
                      state<=writeInfinityXor;</pre>
120
                  when b"1_00_01_00_00" => -- x * -inf
121
                     state <= writeInfinityXor;</pre>
                  when b"1_00_00_10" => -- x * +0
123
124
                      state<=writeZeroXor;
                  when b"1_00_00_00_01" => -- x * -0
125
126
                      state <= writeZeroXor;</pre>
127
                  when others=>
128
                      state <= writeNan;
              end case;
130
```

6.8 Testbenches

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
2
    entity tbAddFloat is
    -- Port ( ):
   end tbAddFloat;
   architecture Behavioral of tbAddFloat is
    component aluFloat is
10
11
   Port (
        clk : in STD_LOGIC;
12
        start:in std_logic;
13
14
        reset:in std_logic;
        op : in STD_LOGIC;
15
16
17
        num1 : in STD_LOGIC_VECTOR (31 downto 0);
       num2 : in STD_LOGIC_VECTOR (31 downto 0);
18
19
        res : out STD_LOGIC_VECTOR (31 downto 0);
20
        working:out std_logic;
21
22
        infinityFlag:out std_logic;
23
        zeroFlag:out std_logic;
        nanFlag:out std_logic
24
   );
25
   end component;
26
27
   signal clk,reset,start,working,op:std_logic:='0';
   signal num1,num2,res:std_logic_vector(31 downto 0);
29
30
    signal infinityFlag,zeroFlag,nanFlag:std_logic:='0';
31
32
33
   function to_string ( a: std_logic_vector) return string is
   variable b : string (1 to a'length) := (others => NUL);
34
    variable stri : integer := 1;
35
36
       for i in a'range loop
37
            b(stri) := std_logic'image(a((i)))(2);
38
39
        stri := stri+1;
       end loop;
40
   return b;
41
   end function;
42
43
   begin
45
46
   clk <= not clk after 5ns;</pre>
47
48
    tb:aluFloat port map(
49
       clk=>clk,
50
        reset=>reset,
51
52
        start=>start,
        op=>op,
53
54
        num1 = > num1,
55
        num2 = > num2,
56
57
        res=>res,
        working=>working,
58
59
        infinityFlag=>infinityFlag,
```

```
61
       zeroFlag=>zeroFlag,
       nanFlag=>nanFlag
62
   );
63
64
    process
65
    begin
66
67
       68
           2.8117368221282958984375
       num2 <= b " 0 _ 10000100 _ 0000001111110010111101111 "; --</pre>
           32.487239837646484375
       start <= '1';
70
71
       --expecting 35.29897665977478027344
72
73
       -- 420d3226
       wait on clk;
74
       start <= '0';
75
76
       wait until working='0';
77
78
       report to_string(res);
79
       wait on clk;
        -----
80
       num1 <= b " 0100001000000001000000101000001 "; -- 32.126225
81
       num2 <= b " 01000010010011101110001001110101"; -- 51.721149
82
       start <= '1';
83
84
       -- expecting 83.847374
85
86
       -- 42a7b1db
       wait on clk;
87
       start <= '0';
88
89
       wait until working='0';
       report to_string(res);
90
       wait on clk;
91
92
       -----
93
       num1 <= b " 0100001000000001000000101000001 "; -- 32.126225
94
95
       num2<=b"11000010010011101110001001110101"; -- -51.721149
       start <= '1';
96
97
       -- expecting -19.594924
98
       -- c19cc268
99
100
       wait on clk;
       start <= '0';
       wait until working='0';
103
       report to_string(res);
       wait on clk;
104
105
106
       num1 <= b " 0100001000000001000000101000001 "; --32.126225
107
       108
       start <= '1';
109
110
       -- expecting 32.126225
111
       -- 42008141
112
113
       wait on clk;
       start <= '0';
114
       wait until working='0';
115
116
       report to_string(res);
       wait on clk;
117
118
119
120
```

```
121
       -----
       122
       num2 <= b " 01000010010011101110001001110101"; --51.721149
       start <= '1';
124
125
       -- expecting NaN
126
       -- 7fffffff
127
       wait on clk;
128
       start <= '0';
129
       wait until working='0';
130
       report to_string(res);
131
132
       wait on clk;
133
       num1 <= b " 01000010010011101110001001110101 "; --51.721149
134
135
       num2 <= b "0_111111111_00000000000000000000001"; -- \mbox{NaN}
       start <= '1';
136
137
       -- expecting NaN
138
       -- 7fffffff
139
       wait on clk;
140
       start <= '0';
141
       wait until working='0';
142
143
       report to_string(res);
       wait on clk;
144
145
       num1 <= b " 01000010010011101110001001110101 "; --51.721149
146
       147
148
       start <= '1';
149
       -- expecting +inf
150
151
       -- 7f800000
       wait on clk;
       start <= '0';
154
       wait until working='0';
       report to_string(res);
156
       wait on clk;
157
158
       159
       160
       start <= '1';
161
162
       -- expecting +NaN
       -- 7fffffff
164
165
       wait on clk;
       start <= '0';
166
167
       wait until working='0';
       report to_string(res);
168
       wait on clk;
169
170
       wait for 1000ns;
171
172
   end process;
173
   end Behavioral;
174
```

Listing 1: Add Testbench

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
4
   entity tbMulFloat is
   -- Port ( );
5
   end tbMulFloat;
   architecture Behavioral of tbMulFloat is
   component aluFloat is
10
   Port (
11
12
       clk : in STD_LOGIC;
       start:in std_logic;
14
       reset:in std_logic;
       op : in STD_LOGIC;
16
       num1 : in STD_LOGIC_VECTOR (31 downto 0);
17
       num2 : in STD_LOGIC_VECTOR (31 downto 0);
18
19
       res : out STD_LOGIC_VECTOR (31 downto 0);
20
       working:out std_logic;
21
22
       infinityFlag:out std_logic;
23
       zeroFlag:out std_logic;
       nanFlag:out std_logic
24
25
   );
   end component;
26
27
   signal clk,reset,start,working,op:std_logic:='0';
28
   signal num1,num2,res:std_logic_vector(31 downto 0);
29
30
   signal infinityFlag,zeroFlag,nanFlag:std_logic:='0';
31
32
   function to_string ( a: std_logic_vector) return string is
33
   variable b : string (1 to a'length) := (others => NUL);
34
   variable stri : integer := 1;
35
36
   begin
       for i in a'range loop
37
           b(stri) := std_logic'image(a((i)))(2);
38
       stri := stri+1;
39
       end loop;
40
   return b;
41
   end function;
42
43
44
   begin
45
46
   clk <= not clk after 5ns;</pre>
47
48
   tb:aluFloat port map(
      clk=>clk,
50
       reset=>reset,
51
       start=>start,
52
       op=>op,
53
54
       num1=>num1,
55
       num2 = > num2,
56
57
       res=>res,
       working=>working,
58
59
       infinityFlag=>infinityFlag,
60
       zeroFlag=>zeroFlag,
61
       nanFlag=>nanFlag
62
```

```
63 );
    process
65
66
    begin
       op<='1';
67
       start <= '1';
68
       num1 <= "01000010000011010011001000100111"; --
           35.298976898193359375
       num2 <= "01000000000101001001001010001110"; --
70
           2.321444988250732421875
71
       --expecting 81.94463245721374278219
72
73
       --42a3e3a6
       wait on clk;
74
       start <= '0';
75
       wait until working='0';
76
77
       report to_string(res);
78
79
       wait on clk;
        -----
80
81
       op<='1';
82
       start <= '1';
83
       num1 <= "11000010000011010011001000100111"; --
84
           -35.298976898193359375
        num2 <= "01000000000101001001001010001110"; --
           2.321444988250732421875
86
       --expecting -81.94463245721374278219
87
       --c2a3e3a6
88
89
       wait on clk;
       start <= '0';
90
       wait until working='0';
91
92
       report to_string(res);
93
94
       wait on clk;
95
       num1 <= b " 0100001000000000101000001"; --32.126225
96
       97
       start <= '1';
98
99
100
       -- expecting 0
       -- 00000000
       wait on clk;
103
        start <= '0';
       wait until working='0';
104
105
       report to_string(res);
106
       wait on clk;
107
108
        -----
109
       num1 <= b " 01000010000000001000000101000001"; --32.126225
110
       num2 \le b"0_111111111_00000000000000000000001"; --Nan
111
       start <= '1';
112
113
       -- expecting NaN
114
        -- 7fffffff
115
116
       wait on clk;
       start <= '0';
117
       wait until working='0';
118
       report to_string(res);
119
       wait on clk;
120
```

```
121
122
      -----
123
      num1 <= b " 01000010000000001000000101000001"; --32.126225
124
      125
      start <= '1';
126
127
      -- expecting +inf
128
      -- 7f800000
129
130
      wait on clk;
      start <= '0';
131
      wait until working='0';
132
133
      report to_string(res);
      wait on clk;
134
135
      -----
136
137
      138
      num2<=b"0_11111111_0000000000000000000000"; --+inf
139
      start <= '1';
140
141
      -- expecting NaN
142
      -- 7fffffff
143
      wait on clk;
144
      start <= '0';
145
      wait until working='0';
146
      report to_string(res);
147
148
      wait on clk;
149
      -----
150
151
      wait for 1000ns;
152
   end process;
153
   end Behavioral;
```

Listing 2: Mul Testbench

7 Bibliography

References

- [1] Steven Petryk, Adding IEEE-754 Floating Point Numbers, Oct 2015
- [2]Wikipedia, IEEE 754, Oct 2024
- $[3]\,$ Jan Misali, how floating point works, May 2022