



# IC Design HW2 Tutorial

Jui-Chien Tsai

Advisor: Tzi-Dar Chiueh

Oct. 01, 2025



#### Outline

- Connect to workstations
- Flow chart
- Transistor-level Simulation: HSPICE
- Debug tool: nWave





#### Connect to Workstations

MobaXterm



#### **Preparatory Works**

#### Download MobaXterm

- http://mobaxterm.mobatek.net/download-home-edition.html
- MobaXterm Home Edition Portable edition


#### Apply accounts for Workstation

- Registration form
- Use 140.112.20.XX
- You can try it and find an appropriate IP



#### **Connect Workstation**


MobaXterm→Session→SSH→Remote host:IP Port:22





# Log-In (1/2)







# Log-In (2/2)

#### User Name

- Ex: For NTUEE(901) and GIEE(943) student, remove 901/943

```
r04943027 -> r04027
b01901123 -> b01123
```

Ex: For other NTU student, remove number right after first English character


```
b96502040 -> b6502040
```

#### Password

- What you fill in application form

# Down/Upload File From Workstation

Just drag the file in/out left hand side file list





# Simple Linux command

- Source the setting file
  - source
- Document management

- cd [directory name/..] : Move to other directory

- cd .. : Move to upper directory

- ls [-a/-l] : List all files in current directory

- mkdir [directory name] : Create new directory

- cp [source] [destination] : Copy file

- rm [file/directory] : Remove file

- mv [source] [destination]: Rename/Move file

- Text Editor
  - vim
- More in "鳥哥的Linux 私房菜"http://linux.vbird.org/




#### Source the needed files

- Need to do it every time when you log in
- Cadence tool
  - source /usr/cadence/cshrc
- HSPICE
  - source /usr/cad/synopsys/CIC/hspice.cshrc
- nWave
  - source /usr/spring\_soft/CIC/verdi.cshrc




#### Flow Chart







# HSPICE Transistor-level Simulation






# Hspice Syntax(1/7)

- Create an Hspice file "\*.sp"
  - Edit with text editors such as WordPad or Notepad++
  - First line must be a comment line or be left blank.
  - Comment start with \*
  - Remember to .inc '90nm\_bulk.l'
  - Case insensitive
  - "0" means ground
  - Transistor name must start with "M"
  - Sub-circuit name must start with "x"



# Hspice Syntax (2/7)


- Hspice codes compose of three parts:
  - (1)include lib file (2)define sub-circuit (3)input signal






# Hspice Syntax (3/7)

- Define sub-circuit (Transistor name must start with "M")
  - Start with .SUBCKT, end with .ENDS



Set VDD GND (DVDD and GND are nodes' name)



Call sub-circuit (Sub-circuit name must start with "x")

sub-circuit port(Same order as defined)

x1 DVDD GND In Out Inv

sub-circuit name sub-circuit type




# Hspice Syntax(4/7)

Model input AC signal: pulse

```
Vin
      In
                 pulse(0 1.8 0 100n 100n 0.4u 1u)
```

voltage\_name node1 node2 pulse( GND VDD delay\_time rising\_time falling\_time pulse\_width period)

Example: Vin In 0 pulse(0 1.8 0 100n 100n 0.4u 1u)



16




#### Hspice Syntax (5/7)

Another signal waveform: pwl (recommended)

PWL( {time1} {v1} {time2} {v2} ... {time3} {v3} )

Example: Vin In 0 pwl(0n 0v 100n 1.8v 500n 1.8v 600n 0v ...)






#### Hspice Syntax(6/7)



- Define DC voltage source: Vvdd(name) vdd(vddport) gnd 1.8V
- .tran 多久取樣一次 總共模擬多久,可改動, Ex .tran 10n 1u
- .op (計算操作點電壓 operation point ,基本上都要加)
- .option post (轉出檔案(ex: .tr0 file...)給SCOPE用,基本上都要加)
- .end








Out

It an inverter circuit






# Hspice Simulation (1/2)

- SPICE is generally a circuit analysis tool for simulation of electrical circuits in steady-state, transient, and frequency domains
- Source your environment setting file
  - source /usr/cad/synopsys/CIC/hspice.cshrc
- Upload .sp file and 90nm\_bulk.l to workstation by dragging into MobaXterm



# Hspice Simulation (2/2)



- Save Hspice file and run simulation
  - hspice [hspice file]
     Ex. hspice hw2.sp
- Error

```
***** job aborted
>info:
***** hspice job aborted
lic: Release hspice token(s)
```

Successful

```
>info:

lic: Release hapica taken(s)
real 0.56
```

Output wave file(.tr0)


```
inv_hspice.ic0 1
inv_hspice.pa0 0
inv_hspice.sp 0
inv_hspice.st0 2
inv_hspice.tr0 40
```





# Debug tool

nWave





#### nWave: Source File and Execute

- Source
  - source /usr/spring\_soft/CIC/verdi.cshrc
- Execute nWave
  - nWave &



# Select Output File Generated by Hspice

Cancel

OK


😽 \*<nWave:1> No File Opened@cad17 Signal View Waveform Analog Tools Window Help 7 % @ 6 △ ▼ 0 Open Dump File@cad17 million // home/raid7\_2/user07/r07128/IC\_design 🚞 IC design BSSLib.lib++ (4)nWavel og Cancel the filter \*.fsdb;\*.vf;\*.jf Filter: File: File Name: X

Options...






# Select Desired Signal





#### **Check Waveform**

- - Remember to check all possible input
  - Record the waveform into your report
  - Ex: Inverter





#### Reminder

- Be patient and careful about each step!
- References
  - [1] "SPICE," CIC handout, 2001
  - [2] "鳥哥的Linux 私房菜"http://linux.vbird.org/
- If you have any questions, please contact TA
  - 林沛翰, EE2-329, r13943013@ntu.edu.tw
  - 蔡睿謙, EE2-329, qazwsx.tsai@gmail.com





#### Thanks for your attention!

Q&A