
## 06 - Display driver

## 1. Timing

Timing waveforms:



## 2. Display driver

Listing of VHDL code of the process p\_mux:

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
         case s_cnt is
             when "11" =>
                  s_hex <= data3_i;</pre>
                  dp_o \ll dp_i(3);
                  dig_o <= "0111";
             when "10" =>
                  s_hex <= data2_i;</pre>
                  dp_o \leftarrow dp_i(2);
                  dig_o <= "1011";
             when "01" =>
                  s_hex <= data1_i;</pre>
                  dp_o <= dp_i(1);</pre>
                  dig_o <= "1101";
             when others =>
                  s_hex <= data0_i;</pre>
```

## Listing of VHDL testbench file:

```
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for testbench
______
entity tb_driver_7seg_4digits is
   -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
-- Architecture body for testbench
_____
architecture testbench of tb_driver_7seg_4digits is
    -- Local constants
    constant c_CLK_100MHZ_PERIOD : time := 10 ns;
    --Local signals
    signal s_CLK_100MHZ : std_logic;
    signal s_reset : std_logic;
    signal s_data0_i : std_logic_vector(4-1 downto 0);
signal s_data1_i : std_logic_vector(4-1 downto 0);
signal s_data2_i : std_logic_vector(4-1 downto 0);
signal s_data3_i : std_logic_vector(4-1 downto 0);
signal s_dp_i : std_logic_vector(4-1 downto 0);
    signal s_dp_o : std_logic;
    signal s seg o
                       : std logic vector(7-1 downto 0);
    signal s_dig_o : std_logic_vector(4-1 downto 0);
begin
    -- Connecting testbench signals with driver 7seg 4digits entity
    -- (Unit Under Test)
    uut_driver_7seg : entity work.driver_7seg_4digits
        port map(
            clk
                       => s_clk_100MHz,
            reset
                      => s_reset,
            data0 i => s data0 i,
            data1_i => s_data1_i,
            data2_i => s_data2_i,
            data3_i => s_data3_i,
            dp_i => s_dp_i,
```

```
dp_o => s_dp_o,
     seg_0 => s_seg_o,
dig_o => c **
   );
             -- Clock generation process
_____
p_clk_gen : process
begin
  while now < 1000 ns loop
                      -- 75 periods of 100MHz clock
      s_clk_100MHz <= '0';
     wait for c_CLK_100MHZ_PERIOD / 2;
      s_clk_100MHz <= '1';
      wait for c_CLK_100MHZ_PERIOD / 2;
  end loop;
  wait;
end process p_clk_gen;
-- Reset generation process
______
p_reset_gen : process
begin
   s_reset <= '0';</pre>
  wait for 10 ns;
  s_reset <= '1';</pre>
  wait for 50 ns;
  s reset <= '0';
  wait for 520 ns;
  s_reset <= '1';
  wait for 50 ns;
  s_reset <= '0';</pre>
  wait;
end process p_reset_gen;
------
-- Data generation process
_____
p_stimulus : process
begin
   report "Stimulus process started" severity note;
   s_data0_i <= "0010";
   s_data1_i <= "0100";
   s_data2_i <= "0001";
   s_data3_i <= "0011";
   s_dp_i <= "0111";
  wait for 600ns;
   s data0 i <= "0000";
```

```
s_data1_i <= "0010";
s_data2_i <= "0101";
s_data3_i <= "0000";
s_dp_i <= "1011";

report "Stimulus process finished" severity note;
wait;
end process p_stimulus;</pre>
end architecture testbench;
```

Screenshot with simulated time waveforms:



Listing of VHDL architecture of the top layer:

```
library ieee;
use ieee.std_logic_1164.all;
entity top is
    port
    (
        CLK100MHZ : in STD LOGIC;
        BTNC
                   : in STD_LOGIC;
                    : in STD LOGIC VECTOR(16-1 downto 0);
        SW
        CA
                    : out STD_LOGIC;
        CB
                    : out STD_LOGIC;
        CC
                    : out STD_LOGIC;
                    : out STD_LOGIC;
        CD
        CE
                    : out STD_LOGIC;
        CF
                    : out STD_LOGIC;
        CG
                    : out STD LOGIC;
                    : out STD_LOGIC;
        DP
                    : out STD_LOGIC_VECTOR(8-1 downto 0)
        ΑN
    );
end top;
```

```
-- Architecture body for top level
architecture Behavioral of top is
    -- No internal signals
begin
     -- Instance (copy) of driver_7seg_4digits entity
     driver_seg_4 : entity work.driver_7seg_4digits
          port map(
               clk
                            => CLK100MHZ,
               reset
                         => BTNC,
               data0_i(3) \Rightarrow SW(3),
               data0_i(2) \Rightarrow SW(2),
               data0_i(1) \Rightarrow SW(1),
               data0_i(0) \Rightarrow SW(0),
               data1_i(3) \Rightarrow SW(7),
               data1_i(2) \Rightarrow SW(6),
               data1_i(1) \Rightarrow SW(5),
               data1_i(0) \Rightarrow SW(4),
               data2_i(3) \Rightarrow SW(11),
               data2_i(2) \Rightarrow SW(10),
               data2_i(1) \Rightarrow SW(9),
               data2_i(0) => SW(8),
               data3_i(3) \Rightarrow SW(15),
               data3_i(2) \Rightarrow SW(14),
               data3 i(1) => SW(13),
               data3_i(0) \Rightarrow SW(12),
               seg_o(0) \Rightarrow CA,
               seg_o(1) \Rightarrow CB,
               seg_o(2) \Rightarrow CC,
               seg_o(3) \Rightarrow CD,
               seg_o(4) \Rightarrow CE
               seg_o(5) \Rightarrow CF,
               seg_o(6) \Rightarrow CG,
               dig o => AN(4-1 \text{ downto } 0),
               "1111" => AN(8-1 \text{ downto } 5-1),
               dp_o \Rightarrow DP,
               dp_i \Rightarrow "0111",
               --- WRITE YOUR CODE HERE
          );
     -- Disconnect the top four digits of the 7-segment display
     AN(7 downto 4) <= b"1111";
end architecture Behavioral;
```

3. Eight-digit driver

Image of the driver schematic:

