## APPENDIX A

## **OUTPUT DIFFERENTIALS FOR EACH BYTE OBSERVED IN 1000 TESTS**

Appendix A includes the number of times the respective output differentials  $\delta_j = 1$  in 1000 tests for each state bit of any given byte of the moderate control model. The results from these tests are then used to formulate the conditions for identifying the target registers for each byte in the 1-byte moderate control model.

**Table A.1**: Number of Times  $\delta_j=1$  , where  $79\leq j\leq 86$  for Each State Bits in  $S_{byte_0}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{79}$	$\delta_{80}$	$\delta_{81}$	$\delta_{82}$	$\delta_{83}$	$\delta_{84}$	$\delta_{85}$	$\delta_{86}$
<b>S</b> <sub>0</sub>	1000	0	0	0	0	267	508	0
S <sub>1</sub>	0	1000	0	0	0	0	218	479
S <sub>2</sub>	0	0	1000	0	0	0	0	246
<b>S</b> <sub>3</sub>	0	0	0	1000	0	0	0	0
<b>S</b> 4	0	0	0	0	1000	0	0	0
<b>S</b> <sub>5</sub>	0	0	0	0	0	1000	0	0
<b>S</b> <sub>6</sub>	0	0	0	0	0	0	1000	0
<b>S</b> <sub>7</sub>	0	0	0	0	0	0	0	1000

**Table A.2**: Number of Times  $\delta_j=1$ , where  $87 \leq j \leq 94$  for Each State Bits in  $S_{byte_1}$  in 1000 Tests

Target			Ου	tput D	ifferent	ial		
State Bit	$\delta_{87}$	$\delta_{88}$	$\delta_{89}$	$\delta_{90}$	$\delta_{91}$	$\delta_{92}$	$\delta_{93}$	$\delta_{94}$
<b>S</b> <sub>8</sub>	1000	0	0	0	0	247	496	0
<b>S</b> 9	0	1000	0	0	0	0	292	484
S <sub>10</sub>	0	0	1000	0	0	0	0	259
S <sub>11</sub>	0	0	0	1000	0	0	0	0
S <sub>12</sub>	0	0	0	0	1000	0	0	0
S <sub>13</sub>	0	0	0	0	0	1000	0	0
S <sub>14</sub>	0	0	0	0	0	0	1000	0
S <sub>15</sub>	0	0	0	0	0	0	0	1000

**Table A.3**: Number of Times  $\delta_j=1$  , where  $65\leq j\leq 72$  for Each State Bits in  $S_{byte_2}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{65}$	$\delta_{66}$	$\delta_{67}$	$\delta_{68}$	$\delta_{69}$	$\delta_{70}$	$\delta_{71}$	$\delta_{72}$
<b>S</b> <sub>16</sub>	1000	0	0	0	0	256	0	0
S <sub>17</sub>	496	1000	0	0	0	0	240	0
S <sub>18</sub>	0	529	1000	0	0	0	0	267
S <sub>19</sub>	0	0	482	1000	0	0	0	0
S <sub>20</sub>	0	0	0	500	1000	0	0	0
S <sub>21</sub>	0	0	0	0	524	1000	0	0
S <sub>22</sub>	0	0	0	0	0	501	1000	0
<b>S</b> <sub>23</sub>	1000	0	0	0	0	0	511	1000

**Table A.4**: Number of Times  $\delta_j=1$  , where  $66\leq j\leq 73$  for Each State Bits in  $S_{byte_3}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{66}$	$\delta_{67}$	$\delta_{68}$	$\delta_{69}$	$\delta_{70}$	$\delta_{71}$	$\delta_{72}$	$\delta_{73}$
S <sub>24</sub>	1000	0	0	0	0	0	498	1000
<b>S</b> <sub>25</sub>	0	1000	0	0	0	0	0	514
S <sub>26</sub>	0	0	1000	0	0	0	0	0
S <sub>27</sub>	0	0	0	1000	0	0	0	0
S <sub>28</sub>	0	0	0	0	1000	0	0	0
S <sub>29</sub>	0	0	0	0	0	1000	0	0
<b>S</b> <sub>30</sub>	0	0	0	0	0	0	1000	0
S <sub>31</sub>	0	0	0	0	0	0	0	1000

**Table A.5**: Number of Times  $\delta_j=1$  , where  $74\leq j\leq 81$ , for Each State Bits in  $S_{byte_4}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{74}$	$\delta_{75}$	$\delta_{76}$	$\delta_{77}$	$\delta_{78}$	$\delta_{79}$	$\delta_{80}$	$\delta_{81}$
S <sub>32</sub>	1000	0	0	0	0	0	508	1000
<b>S</b> 33	0	1000	0	0	0	0	0	516
S <sub>34</sub>	0	0	1000	0	0	0	0	0
<b>S</b> 35	0	0	0	1000	0	0	0	0
<b>S</b> <sub>36</sub>	0	0	0	0	1000	0	0	0
<b>S</b> <sub>37</sub>	0	0	0	0	0	1000	0	0
S <sub>38</sub>	0	0	0	0	0	0	1000	0
<b>S</b> <sub>39</sub>	0	0	0	0	0	0	0	1000

**Table A.6**: Number of Times  $\delta_j=1$  , where  $82\leq j\leq 89$ , for Each State Bits in  $S_{byte_5}$  in 1000 Tests

Target			Ου	tput D	ifferent	tial		
State Bit	$\delta_{82}$	$\delta_{83}$	$\delta_{84}$	$\delta_{85}$	$\delta_{86}$	$\delta_{87}$	$\delta_{88}$	$\delta_{89}$
S <sub>40</sub>	1000	0	0	0	0	0	505	1000
S <sub>41</sub>	0	1000	0	0	0	0	0	507
S <sub>42</sub>	0	0	1000	0	0	0	0	0
S <sub>43</sub>	0	0	0	1000	0	0	0	0
S <sub>44</sub>	0	0	0	0	1000	0	0	0
<b>S</b> 45	0	0	0	0	0	1000	0	0
S <sub>46</sub>	0	0	0	0	0	0	1000	0
S <sub>47</sub>	0	0	267	508	0	0	0	1000

**Table A.7**: Number of Times  $\delta_j=1$ , where  $80\leq j\leq 87$  and  $90\leq j\leq 91$ , for Each State Bits in  $S_{byte_6}$  in 1000 Tests

Target				Ou	tput D	ifferent	ial			
State Bit	$\delta_{80}$	$\delta_{81}$	$\delta_{82}$	$\delta_{83}$	$\delta_{84}$	$\delta_{85}$	$\delta_{86}$	$\delta_{87}$	$\delta_{90}$	$\delta_{91}$
S <sub>48</sub>	1000	0	0	0	0	218	479	0	1000	0
<b>S</b> 49	0	1000	0	0	0	0	246	503	0	1000
S <sub>50</sub>	0	0	1000	0	0	0	0	251	0	0
S <sub>51</sub>	0	0	0	1000	0	0	0	0	0	0
S <sub>52</sub>	0	0	0	0	1000	0	0	0	490	0
S <sub>53</sub>	0	0	0	0	0	1000	0	0	272	491
S <sub>54</sub>	537	0	0	0	0	0	1000	0	0	251
<b>S</b> <sub>55</sub>	0	514	0	0	0	0	0	1000	0	0

**Table A.8**: Number of Times  $\delta_j=1$ , where  $64\leq j\leq 68$  and  $88\leq j\leq 90$ , for Each State Bits in  $S_{byte_7}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{64}$	$\delta_{65}$	$\delta_{66}$	$\delta_{67}$	$\delta_{68}$	$\delta_{88}$	$\delta_{89}$	$\delta_{90}$
<b>S</b> <sub>56</sub>	0	0	0	500	0	1000	0	0
<b>S</b> <sub>57</sub>	251	0	0	0	494	0	1000	0
<b>S</b> <sub>58</sub>	0	252	0	0	0	0	0	1000
<b>S</b> <sub>59</sub>	1000	0	288	0	0	0	0	0
<b>S</b> <sub>60</sub>	0	1000	0	239	0	0	0	0
S <sub>61</sub>	0	0	1000	0	235	0	0	0
S <sub>62</sub>	1000	0	0	1000	0	512	0	0
S <sub>63</sub>	481	1000	0	0	1000	0	512	0

**Table A.9**: Number of Times  $\delta_j=1$  , where  $66\leq j\leq 73$ , for Each State Bits in  $S_{byte_8}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{66}$	$\delta_{67}$	$\delta_{68}$	$\delta_{69}$	$\delta_{70}$	$\delta_{71}$	$\delta_{72}$	$\delta_{73}$
<b>S</b> <sub>64</sub>	1000	0	0	1000	0	240	0	0
<b>S</b> 65	529	1000	0	0	1000	0	267	0
<b>S</b> <sub>66</sub>	0	482	1000	0	0	1000	0	250
S <sub>67</sub>	0	0	500	1000	0	0	1000	0
S <sub>68</sub>	0	0	0	524	1000	0	0	1000
<b>S</b> 69	0	0	0	0	501	1000	0	0
S <sub>70</sub>	0	0	0	163	0	511	1000	0
S <sub>71</sub>	1000	0	0	0	177	0	498	1000

**Table A.10**: Number of Times  $\delta_j=1$  , where  $67\leq j\leq 74$ , for Each State Bits in  $S_{byte_9}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{67}$	$\delta_{68}$	$\delta_{69}$	$\delta_{70}$	$\delta_{71}$	$\delta_{72}$	$\delta_{73}$	$\delta_{74}$
S <sub>72</sub>	1000	0	0	0	208	0	514	1000
S <sub>73</sub>	0	1000	0	0	0	194	0	515
S <sub>74</sub>	253	0	1000	0	0	0	207	0
<b>S</b> 75	0	245	0	1000	0	0	0	163
<b>S</b> <sub>76</sub>	0	0	261	0	1000	0	0	0
S <sub>77</sub>	0	0	0	253	0	1000	0	0
<b>S</b> <sub>78</sub>	0	0	0	0	232	0	1000	0
<b>S</b> <sub>79</sub>	0	0	0	0	0	250	0	1000

**Table A.11**: Number of Times  $\delta_j=1$  , where  $75\leq j\leq 82$ , for Each State Bits in  $S_{byte_{10}}$  in 1000 Tests

Target			Ou	tput D	ifferent	tial		
State Bit	$\delta_{75}$	$\delta_{76}$	$\delta_{77}$	$\delta_{78}$	$\delta_{79}$	$\delta_{80}$	$\delta_{81}$	$\delta_{82}$
<b>S</b> <sub>80</sub>	1000	0	0	0	171	0	516	1000
S <sub>81</sub>	0	1000	0	0	0	173	0	511
S <sub>82</sub>	254	0	1000	0	0	0	184	0
S <sub>83</sub>	0	251	0	1000	0	0	0	205
S <sub>84</sub>	0	0	256	0	1000	0	0	0
<b>S</b> <sub>85</sub>	0	0	0	246	505	1000	0	0
<b>S</b> <sub>86</sub>	0	0	0	0	245	493	1000	0
<b>S</b> 87	0	0	0	0	0	256	506	1000

**Table A.12**: Number of Times  $\delta_j=1$  , where  $86\leq j\leq 93$ , for Each State Bits in  $S_{byte_{11}}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{86}$	$\delta_{87}$	$\delta_{88}$	$\delta_{89}$	$\delta_{90}$	$\delta_{91}$	$\delta_{92}$	$\delta_{93}$
<b>S</b> 88	0	253	257	507	1000	0	0	1000
<b>S</b> <sub>89</sub>	0	0	251	271	495	1000	0	0
<b>S</b> 90	0	0	0	266	242	510	1000	0
S <sub>91</sub>	1000	0	0	0	274	428	491	1000
S <sub>92</sub>	512	1000	0	0	0	266	429	520
<b>S</b> 93	370	513	1000	0	0	0	255	448
S <sub>94</sub>	0	380	481	1000	0	0	0	265
<b>S</b> 95	0	0	376	487	1000	0	0	0

**Table A.13**: Number of Times  $\delta_j=1$  , where  $84\leq j\leq 91$ , for Each State Bits in  $S_{byte_{12}}$  in 1000 Tests

Target			Ou	tput D	ifferent	tial		
State Bit	$\delta_{84}$	$\delta_{85}$	$\delta_{86}$	$\delta_{87}$	$\delta_{88}$	$\delta_{89}$	$\delta_{90}$	$\delta_{91}$
<b>S</b> 96	1000	0	0	0	0	360	474	1000
<b>S</b> 97	0	1000	0	0	0	0	390	488
<b>S</b> 98	0	0	1000	0	0	0	0	388
<b>S</b> 99	0	0	0	1000	0	0	0	0
S <sub>100</sub>	246	0	0	0	1000	0	0	0
S <sub>101</sub>	0	255	0	0	0	1000	0	0
S <sub>102</sub>	0	0	254	0	0	0	1000	0
S <sub>103</sub>	0	0	0	243	0	0	0	1000

**Table A.14**: Number of Times  $\delta_j=1$ , where  $72\leq j\leq 79$  and  $92\leq j\leq 95$ , for Each State Bits in  $S_{byte_{13}}$  in 1000 Tests

Target					Ou	tput D	ifferen	tial				
State Bit	$\delta_{72}$	$\delta_{73}$	$\delta_{74}$	$\delta_{75}$	$\delta_{76}$	$\delta_{77}$	$\delta_{78}$	$\delta_{79}$	$\delta_{92}$	$\delta_{93}$	$\delta_{94}$	$\delta_{95}$
S <sub>104</sub>	100 0	126	0	0	491	0	0	0	100 0	0	0	0
S <sub>105</sub>	0	100 0	129	0	0	484	0	0	0	100 0	0	0
S <sub>106</sub>	0	0	100 0	134	0	0	496	0	0	0	100 0	0
S <sub>107</sub>	0	0	0	100 0	106	0	0	484	0	0	0	100 0
S <sub>108</sub>	502	0	0	0	100 0	115	0	0	230	0	0	0
S <sub>109</sub>	382	519	0	0	0	100 0	127	0	0	244	0	0
S <sub>110</sub>	0	359	540	0	0	0	100 0	120	0	0	245	0
S <sub>111</sub>	0	0	346	535	0	0	0	100 0	0	0	0	233

**Table A.15**: Number of Times  $\delta_j=1$ , where  $64 \leq j \leq 67, j=69, j=70, j=80$  and j=85, for Each State Bits in  $S_{byte_{14}}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{64}$	$\delta_{65}$	$\delta_{66}$	$\delta_{67}$	$\delta_{69}$	$\delta_{70}$	$\delta_{80}$	$\delta_{85}$
S <sub>112</sub>	0	0	0	0	517	0	1000	0
S <sub>113</sub>	1000	0	0	0	260	525	0	515
S <sub>114</sub>	0	1000	0	0	0	229	0	0
S <sub>115</sub>	0	0	1000	0	0	0	0	0
S <sub>116</sub>	0	0	0	1000	0	0	529	111
S <sub>117</sub>	0	0	0	0	0	0	372	1000
S <sub>118</sub>	0	0	0	0	1000	0	0	0
<b>S</b> <sub>119</sub>	0	0	0	0	0	1000	0	0

**Table A.16**: Number of Times  $\delta_j=1$  , where  $71\leq j\leq 78$ , for Each State Bits in  $S_{byte_{15}}$  in 1000 Tests

Target			Ou	tput D	ifferent	ial		
State Bit	$\delta_{71}$	$\delta_{72}$	$\delta_{73}$	$\delta_{74}$	$\delta_{75}$	$\delta_{76}$	$\delta_{77}$	$\delta_{78}$
S <sub>120</sub>	1000	0	0	0	0	251	496	0
S <sub>121</sub>	0	1000	0	0	0	0	234	487
S <sub>122</sub>	0	0	1000	0	0	0	0	251
S <sub>123</sub>	0	0	0	1000	0	0	0	0
S <sub>124</sub>	0	0	0	0	1000	0	0	0
S <sub>125</sub>	0	0	0	0	0	1000	0	0
S <sub>126</sub>	0	0	0	0	0	0	1000	0
S <sub>127</sub>	0	0	0	0	0	0	0	1000

## **APPENDIX B**

## LIST OF CONDITIONS OF EACH BYTE IN MODERATE CONTROL ON TINYJAMBUv2

Appendix B includes the conditions in each byte of TinyJAMBUv2 that have to be fulfilled in order to confirm the all the state bits have been affected with fault in the moderate control model.

**Table B.1**: Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_0}$  are Affected with the Injected Faults

	$S_{byte_0}$					
Target	Required Keystream and	Remarks/Comments				
State Bit	Condition	Remarks/Comments				
<i>S</i> <sub>0</sub>	$\delta$ 79 = 1	-				
<i>S</i> <sub>1</sub>	$\delta_{80} = 1$	-				
S <sub>2</sub>	$\delta_{81} = 1$	-				
\$3	$\delta_{82} = 1$	-				
<b>S</b> 4	$\delta_{83} = 1$	-				
<b>C</b> -	$\delta_{84} = 1 \text{ and } \delta_{79} \neq 1$	If condition does not satisfy for				
<b>S</b> 5	084 − 1 and 079 + 1	target register 0 and $[84] = 1$				
	21 and 2+1 and 2+1	If condition does not satisfy for				
<i>S</i> <sub>6</sub>	$\delta_{85} = 1$ and $\delta_{79} \neq 1$ and $\delta_{80} \neq 1$	target register $0,1$ and $[85] = 1$				
	1 + -2 book + -2 book2	If condition does not satisfy for				
S <sub>7</sub>	$\delta_{86} = 1$ and $\delta_{80} \neq 1$ and $\delta_{81} \neq 1$	target register 1,2 and [86] = 1				

**Table B.2**: Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_1}$  are Affected with the Injected Faults

	$S_{byte_1}$					
Target State Bit	Required Keystream and Condition	Remarks/Comments				
S <sub>8</sub>	$\delta_{87} = 1$	-				
<b>S</b> 9	$\delta_{88} = 1$	-				
S <sub>10</sub>	$\delta_{89} = 1$	-				
S <sub>11</sub>	$\delta_{90} = 1$	-				
S <sub>12</sub>	$\delta_{91} = 1$	-				
\$13	$\delta_{92} = 1$ and $\delta_{87} \neq 1$	If condition does not satisfy for target register 8 and [92] = 1				
S <sub>14</sub>	$\delta_{93} = 1$ and $\delta_{87} \neq 1$ and $\delta_{88} \neq 1$	If condition does not satisfy for target register 8,9 and [93] = 1				
S <sub>15</sub>	$(\delta_{94} = 1 \text{ and } \delta_{88} \neq 1 \text{ and } \delta_{89} \neq 1)$	If condition does not satisfy for target register 9,10 and [94] = 1.				

**Table B.3**: Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_2}$  are Affected with the Injected Faults

	$S_{byte_2}$					
Target State Bit	Required Keystream and Condition	Remarks/Comments				
S <sub>16</sub>	$\delta_{65}$ = 1 and $\delta_{66} \neq 1$ and $\delta_{72} \neq 1$	-				
S <sub>17</sub>	$\delta_{66} = 1$ and $\delta_{67} \neq 1$	-				
S <sub>18</sub>	$\delta_{67} = 1$ and $\delta_{68} \neq 1$	-				
S <sub>19</sub>	$\delta_{68} = 1$ and $\delta_{69} \neq 1$	-				
s <sub>20</sub>	$\delta_{69} = 1$ and $\delta_{70} \neq 1$	-				
\$21	$\delta_{70} = 1$ and $\delta_{65} \neq 1$ and $\delta_{71} \neq 1$	If condition does not satisfy for target register 16, 22 and [70] =				
\$22	$\delta_{71} = 1$ and $\delta_{66} \neq 1$ and $(\delta_{65} \neq 1$ or $\delta_{72} \neq 1)$	If condition does not satisfy for target register 17, 23 and [71] = 1				
S <sub>23</sub>	$\delta_{65} = 1$ and $\delta_{72} = 1$	-				

**Table B.4**: Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_3}$  are Affected with the Injected Faults

	$S_{byte_3}$					
Target	Required Keystream and	Remarks/Comments				
State Bit	Condition	Remarks/Comments				
S <sub>24</sub>	$\delta_{66} = 1$ or $(\delta_{66} = 1$ and $\delta_{73} = 1)$	-				
S <sub>25</sub>	$\delta_{67} = 1$	-				
S <sub>26</sub>	$\delta_{68} = 1$	-				
S <sub>27</sub>	$\delta_{69} = 1$	-				
S <sub>28</sub>	$\delta_{70} = 1$	-				
<b>S</b> 29	$\delta_{71} = 1$	-				
S <sub>30</sub>	$\delta_{72} = 1$ and $(\delta_{66} \neq 1 \text{ or } \delta_{73} \neq 1)$	If condition does not satisfy for				
330	$\begin{bmatrix} 072 - 1 & \text{and} & (066 \neq 1 & 01 & 073 \neq 1) \end{bmatrix}$	target register 24 and $[72] = 1$				
C	$\delta_{73} = 1$ and $\delta_{66} \neq 1$ and $\delta_{67} \neq 1$	If condition does not satisfy for				
S <sub>31</sub>	0/3 — 1 and 066 +1 and 06/ +1	target register 24, 25 and $[73] = 1$				

**Table B.5**: Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_4}$  are Affected with the Injected Faults

	$S_{byte_4}$					
Target	Required Keystream and	Remarks/Comments				
State Bit	Condition	Remarks/Comments				
S <sub>32</sub>	$\delta_{74} = 1 \text{ or } (\delta_{74} = 1 \text{ and } \delta_{81} = 1)$	-				
\$33	$\delta_{75} = 1$	•				
\$34	$\delta_{76} = 1$	-				
<b>S</b> <sub>35</sub>	$\delta_{77} = 1$	-				
s <sub>36</sub>	$\delta_{78} = 1$	-				
S <sub>37</sub>	$\delta_{79} = 1$	-				
Soc	$\delta_{co} = 1$ and $(\delta_{co} \neq 1 \text{ or } \delta_{co} \neq 1)$	If condition does not satisfy for				
<b>S</b> 38	$\delta_{80} = 1$ and $(\delta_{74} \neq 1 \text{ or } \delta_{81} \neq 1)$	target register 32 and $[80] = 1$				
C	$S_{0} = 1$ and $S_{-} \neq 1$ and $S_{} \neq 1$	If condition does not satisfy for				
<b>S</b> 39	$\delta_{81} = 1$ and $\delta_{74} \neq 1$ and $\delta_{75} \neq 1$	target register 32, 33 and [81] = 1				

**Table B.6:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_5}$  are Affected with the Injected Faults

	$S_{byte_5}$					
Target State Bit	Required Keystream and Condition	Remarks/Comments				
S <sub>40</sub>	$\delta_{82} = 1 \text{ or } (\delta_{82} = 1 \text{ and } \delta_{89} = 1)$	-				
S <sub>41</sub>	$\delta_{83} = 1$	-				
<b>S</b> 42	$\delta_{84} = 1$ and $\delta_{89} \neq 1$	If condition does not satisfy for target register 47 and [84] = 1				
\$43	$\delta_{85} = 1$ and $\delta_{89} \neq 1$	If condition does not satisfy for target register 47 and [85] = 1				
S <sub>44</sub>	$\delta_{86} = 1$	-				
<b>S</b> 45	$\delta_{87} = 1$	-				
<b>S</b> 46	$\delta_{88} = 1$ and $(\delta_{82} \neq 1 \text{ or } \delta_{89} \neq 1)$	If condition does not satisfy for target register 40 and [88] = 1				
S <sub>47</sub>	$\delta_{89} = 1$ and $\delta_{82} \neq 1$ and $\delta_{83} \neq 1$	If condition does not satisfy for target register 40, 41 and [89] = 1				

**Table B.7:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_6}$  are Affected with the Injected Faults

	$S_{byte_6}$					
Target State Bit	Required Keystream and Condition	Remarks/Comments				
S <sub>48</sub>	$\delta_{80}=1$ and $\delta_{90}=1$	-				
<b>S</b> 49	$\delta_{81} = 1$ and $\delta_{91} = 1$	-				
S <sub>50</sub>	$\delta_{82} = 1$	-				
s <sub>51</sub>	$\delta_{83} = 1$	-				
S <sub>52</sub>	$\delta_{84} = 1$	-				
S <sub>53</sub>	$\delta_{85} = 1$ and $\delta_{80} \neq 1$	If condition does not satisfy for target register 48 and [85] = 1				
S <sub>54</sub>	$\delta_{86} = 1$ and $\delta_{81} \neq 1$ and $\delta_{90} \neq 1$	If condition does not satisfy for target register 48, 49 and [86] = 1				
S <sub>55</sub>	$\delta_{87} = 1$ and $\delta_{82} \neq 1$ and $\delta_{91} \neq 1$	If condition does not satisfy for target register 49, 50 and [87] = 1				

**Table B.8:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_7}$  are Affected with the Injected Faults

	$S_{byte_7}$					
Target State Bit	Required Keystream and Condition	Remarks/Comments				
\$ <sub>56</sub>	$\delta_{88} = 1$ and $\delta_{64} \neq 1$	If condition does not satisfy for target register 62 and [88] = 1				
<b>S</b> 57	$\delta_{89} = 1$ and $\delta_{65} \neq 1$	If condition does not satisfy for target register 63 and [89] = 1				
S <sub>58</sub>	$\delta_{90} = 1$	-				
\$ <sub>59</sub>	$(\delta_{64} = 1 \text{ and } \delta_{67} \neq 1 \text{ and } \delta_{68} \neq 1 \text{ and } \delta_{89} \neq 1)$	If condition does not satisfy for target register 57, 62, 63 and [64] = 1				
s <sub>60</sub>	$(\delta_{65} = 1 \text{ and } \delta_{68} \neq \text{ and } 1 \delta_{90} \neq 1)$	If condition does not satisfy for target register 58, 63 and [65] = 1				
S <sub>61</sub>	$(\delta_{66} = 1 \text{ and } \delta_{64} \neq 1)$	If condition does not satisfy for target register 59 and [66] = 1				
<b>S</b> 62	$(\delta_{64} = 1 \text{ and } \delta_{67} = 1)$	-				
S <sub>63</sub>	$(\delta_{65}=1 \text{ and } \delta_{68}=1)$	-				

**Table B.9:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_8}$  are Affected with the Injected Faults

$S_{byte_8}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
S <sub>64</sub>	$\delta_{66} = 1$ and $\delta_{69} = 1$	-
<b>S</b> <sub>65</sub>	$\delta_{67} = 1$ and $\delta_{70} = 1$	
S <sub>66</sub>	$\delta_{68} = 1$ and $\delta_{71} = 1$	-
S <sub>67</sub>	$(\delta_{69} = 1 \text{ and } \delta_{72} = 1) \text{ and } \delta_{65} \neq 1$	If condition does not satisfy for target register 70 and [69, 72] = 1
\$68	$(\delta_{70} = 1 \text{ and } \delta_{66} \neq 1 \text{ and } \delta_{67} \neq 1$ and $\delta_{71} \neq 1)$	If condition does not satisfy for target register 64, 65, 69 and [70] = 1
<b>S</b> <sub>69</sub>	$\delta_{71} = 1$ and $(\delta_{65} \neq 1 \text{ or } \delta_{72} \neq 1)$ and $\delta_{68} \neq 1$ and $\delta_{69} \neq 1$	If condition does not satisfy for target register 64, 66, 70 and [71] = 1
S <sub>70</sub>	$(\delta_{65} = 1 \text{ and } \delta_{72} = 1)$	-
S <sub>71</sub>	$(\delta_{66} = 1 \text{ and } \delta_{73} = 1)$	-

**Table B.10**: Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_9}$  are Affected with the Injected Faults

$S_{byte_9}$		
Target	Required Keystream and	Remarks/Comments
State Bit	Condition	Remarks/Comments
S <sub>72</sub>	$(\delta_{67}=1 \text{ and } \delta_{74}=1)$	-
S <sub>73</sub>	$(\delta_{68} = 1 \text{ and } \delta_{70} \neq 1)$	If condition does not satisfy for
3/3	(068 – 1 and 070 + 1)	target register 75 and [68] = 1
S74	$(\delta_{69} = 1 \text{ and } \delta_{71} \neq 1)$	If condition does not satisfy for
3/4		target register 76 and [69] = 1
<b>\$</b> 75	$(\delta_{70} = 1 \text{ and } \delta_{72} \neq 1)$	If condition does not satisfy for
3/5		target register 77 and [70] = 1
<b>6</b>	$(\delta_{71} = 1 \text{ and } \delta_{67} \neq 1 \text{ and } \delta_{73} \neq$	If condition does not satisfy for
<b>S</b> 76	1)	target register 72, 78 and $[71] = 1$
S <sub>77</sub>	$(\delta_{72} = 1 \text{ and } \delta_{68} \neq 1 \text{ and } \delta_{74} \neq$	If condition does not satisfy for
	1)	target register 73, 79 and $[72] = 1$
S <sub>78</sub>	$\delta_{73} = 1$ and $\delta_{67} \neq 1$ and $\delta_{69} \neq 1$	If condition does not satisfy for
		target register 72, 74 and [73] = 1
\$79	$(\delta_{74} = 1 \text{ and } \delta_{67} \neq 1 \text{ and } \delta_{68} \neq 1 \text{ and } \delta_{70} \neq 1)$	If condition does not satisfy for
		target register 72, 73, 75 and [74]
		= 1

**Table B.11:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_{10}}$  are Affected with the Injected Faults

$\mathcal{S}_{byte_{10}}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
S <sub>80</sub>	$(\delta_{75}=1 \text{ and } \delta_{82}=1)$	-
S <sub>81</sub>	$(\delta_{76}=1 \text{ and } \delta_{78}\neq 1)$	If condition does not satisfy for target register 83 and [76] = 1
S <sub>82</sub>	$(\delta_{77} = 1 \text{ and } \delta_{79} \neq 1)$	If condition does not satisfy for target register 84 and [77] = 1
S <sub>83</sub>	$(\delta_{78}=1 \text{ and } \delta_{80}\neq 1)$	If condition does not satisfy for target register 85 and [78] = 1
S <sub>84</sub>	$\delta_{79} = 1$ and $(\delta_{75} \neq 1 \text{ or } \delta_{82} \neq 1)$ and $\delta_{80} \neq 1$ and $\delta_{81} \neq 1$	If condition does not satisfy for target register 80, 85, 86 and [79] = 1
S <sub>85</sub>	$(\delta_{80} = 1 \text{ and } \delta_{76} \neq 1 \text{ and } \delta_{81} \neq 1 \text{ and } \delta_{82} \neq 1)$	If condition does not satisfy for target register 81, 86, 87 and [80] = 1
\$86	$\delta_{81} = 1$ and $(\delta_{75} \neq 1 \text{ or } \delta_{82} \neq 1)$ and $\delta_{77} \neq 1$ and $\delta_{82} \neq 1$	If condition does not satisfy for target register 80, 82, 87 and [81] = 1
\$87	$(\delta_{82} = 1 \text{ and } \delta_{75} \neq 1 \text{ and } \delta_{76} \neq 1 \text{ and } \delta_{78} \neq 1)$	If condition does not satisfy for target register 80, 81, 83 and [82] = 1

**Table B.12:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_{11}}$  are Affected with the Injected Faults

$S_{byte_{11}}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
\$88	$(\delta_{90} = 1 \text{ and } \delta_{93} = 1 \text{ and } \delta_{86} \neq 1)$	If condition does not satisfy for target register 91 and [90, 93] = 1
<b>S</b> 89	$\delta_{91} = 1$ and $(\delta_{86} \neq 1 \text{ or } \delta_{93} \neq 1)$ and $\delta_{87} \neq 1$ and $\delta_{92} \neq 1$	If condition does not satisfy for target register 90, 91, 92 and [91] = 1
<b>S</b> 90	$\delta_{92} = 1$ and $(\delta_{86} \neq 1 \text{ or } \delta_{93} \neq 1)$ and $\delta_{87} \neq 1$ and $\delta_{88} \neq 1$	If condition does not satisfy for target register 91, 92, 93 and [91] = 1
S <sub>91</sub>	$\delta_{86} = 1$ and $\delta_{93} = 1$ and $\delta_{87} \neq 1$ and $\delta_{88} \neq 1$	If condition does not satisfy for target register 92, 93 and [86, 93] = 1
<b>S</b> 92	$\delta_{87} = 1$ and $\delta_{88} \neq 1$ and $\delta_{89} \neq 1$ and $\delta_{90} \neq 1$	If condition does not satisfy for target register 88, 93, 94 and [87] = 1
S <sub>93</sub>	$\delta_{88} = 1$ and $\delta_{89} \neq 1$ and $\delta_{90} \neq 1$ and $\delta_{91} \neq 1$	If condition does not satisfy for target register 89, 94, 95 and [88] = 1
\$94	$(\delta_{89} = 1 \text{ and } \delta_{90} \neq 1 \text{ and } \delta_{91} \neq 1 $ $1 \text{ and } \delta_{92} \neq 1)$	If condition does not satisfy for target register 88, 89, 90, 95 and [88] = 1
<b>S</b> 95	$(\delta_{90} = 1 \text{ and } \delta_{91} \neq 1 \text{ and } \delta_{92} \neq 1 \text{ and } \delta_{93} \neq 1)$	If condition does not satisfy for target register 88, 89, 90, 91 and [82] = 1

**Table B.13:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_{12}}$  are Affected with the Injected Faults

$S_{byte_{12}}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
<b>S</b> 96	$\delta_{84} = 1$ and $\delta_{91} = 1$	-
S <sub>97</sub>	$\delta_{85} = 1$ and $\delta_{89} \neq 1$	If condition does not satisfy for target register 101 and [85] = 1
S <sub>98</sub>	$\delta_{86} = 1$ and $\delta_{90} \neq 1$	If condition does not satisfy for target register 102 and [86] = 1
<b>S</b> 99	$\delta_{87} = 1$ and $\delta_{91} \neq 1$	If condition does not satisfy for target register 103 and [87] = 1
S <sub>100</sub>	$\delta_{88} = 1$	-
S <sub>101</sub>	$\delta_{89} = 1$ and $(\delta_{84} \neq 1 \text{ or } \delta_{91} \neq 1)$	If condition does not satisfy for target register 96 and [89] = 1
S <sub>102</sub>	$\delta_{90} = 1$ and $(\delta_{84} \neq 1 \text{ or } \delta_{91} \neq 1)$ and $\delta_{85} \neq 1$	If condition does not satisfy for target register 96, 97 and [90] = 1
S <sub>103</sub>	$\delta_{91} = 1$ and $\delta_{84} \neq 1$ and $\delta_{85} \neq 1$ and $\delta_{86} \neq 1$	If condition does not satisfy for target register 96, 97, 98 and [91] = 1

**Table B.14:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_{13}}$  are Affected with the Injected Faults

$S_{byte_{13}}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
S <sub>104</sub>	$\delta_{72} = 1$ and $\delta_{92} = 1$ and $\delta_{76} \neq 1$	Cannot be determined (Condition coincides with target register 108
S <sub>105</sub>	$\delta_{73} = 1$ and $\delta_{93} = 1$ and $\delta_{77} \neq 1$	Condition coincides with target register 109
S <sub>106</sub>	$\delta_{74} = 1$ and $\delta_{94} = 1$ and $\delta_{78} \neq 1$	Condition coincides with target register 110
S <sub>107</sub>	$\delta_{75} = 1 \text{ and } \delta_{95} = 1 \text{ and } \delta_{79} \neq 1$	Condition coincides with target register 111
S <sub>108</sub>	$\delta_{76} = 1$ and $\delta_{75} \neq 1$ and $(\delta_{72} \neq 1$ or $\delta_{92} \neq 1)$	Condition coincides with target register 104
S <sub>109</sub>	$\delta_{77} = 1$ and $\delta_{76} \neq 1$ and $(\delta_{73} \neq 1$ or $\delta_{93} \neq 1)$	Condition coincides with target register 105
S <sub>110</sub>	$\delta_{78} = 1$ and $\delta_{77} \neq 1$ and $(\delta_{74} \neq 1 \text{ or } \delta_{94} \neq 1)$	Condition coincides with target register 106
S <sub>111</sub>	$\delta_{79} = 1 \text{ and } \delta_{78} \neq 1 \text{ and } (\delta_{75} \neq 1 \text{ or } \delta_{95} \neq 1)$	Condition coincides with target register 107

**Table B.15:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_{14}}$  are Affected with the Injected Faults

$S_{byte_{14}}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
S <sub>112</sub>	$\delta_{80} = 1$ and $\delta_{67} \neq 1$ and $\delta_{85} \neq 1$	If condition does not satisfy for target register 116, 117 and [79] = 1
S <sub>113</sub>	$\delta_{64} = 1$	-
S <sub>114</sub>	$\delta_{65} = 1$	-
S <sub>115</sub>	$\delta_{66} = 1$	-
S <sub>116</sub>	$\delta_{67} = 1$	-
S <sub>117</sub>	$\delta_{85} = 1$ and $\delta_{64} \neq 1$ and $\delta_{67} \neq 1$	If condition does not satisfy for target register 113, 116 and [85] = 1
S <sub>118</sub>	$\delta_{69} = 1$ and $\delta_{64} \neq 1$ and $\delta_{80} \neq 1$	If condition does not satisfy for target register 112, 113 and [69] = 1
S <sub>119</sub>	$\delta_{70} = 1$ and $\delta_{64} \neq 1$ and $\delta_{65} \neq 1$	If condition does not satisfy for target register 113, 114 and [70] = 1

**Table B.16:** Conditions that Have to be Fulfilled to Confirm that all the State Bits in  $S_{byte_{15}}$  are Affected with the Injected Faults

$S_{byte_{15}}$		
Target State Bit	Required Keystream and Condition	Remarks/Comments
S <sub>120</sub>	$\delta_{71} = 1$	-
S <sub>121</sub>	$\delta_{72} = 1$	-
S <sub>122</sub>	$\delta_{73} = 1$	-
S <sub>123</sub>	$\delta_{74} = 1$	-
S <sub>124</sub>	$\delta_{75} = 1$	-
<b>S</b> <sub>125</sub>	$\delta_{76} = 1$ and $\delta_{71} \neq 1$	If condition does not satisfy for target register 120 and [76] = 1
S <sub>126</sub>	$\delta_{77} = 1$ and $\delta_{71} \neq 1$ and $\delta_{72} \neq 1$	If condition does not satisfy for target register 120, 121 and [77] = 1
S <sub>127</sub>	$\delta_{78} = 1$ and $\delta_{72} \neq 1$ and $\delta_{73} \neq 1$	If condition does not satisfy for target register 121, 122 and [78] = 1