
[3]mret_insn_i
[3]dret_insn_i
[3]wfi_insn_i
[3]instr_valid_i
[3]mret_insn
[3]dret_insn
[3]debug_mode_q
[3]wfi_insn
[3]csr_mstatus_tw_i
[3]priv_mode_i
[3]PRIV_LVL_M
[3]debug_ebreaku_i
[3]debug_ebreakm_i
[3]PRIV_LVL_U
[3]illegal_dret
[3]ctrl_fsm_cs
[3]instr_fetch_err_i
[3]FLUSH
[3]illegal_umode
[3]illegal_insn_i
[3]ecall_insn_i
[3]ebrk_insn_i
[3]ebreak_into_debug
[3]nmi_mode_q
[3]irq_pending_i
[3]csr_mstatus_mie_i
[3]irq_nm_i
[3]csr_pipe_flush_i
[3]load_err_i
[3]store_err_i
[3]instr_fetch_err
[3]illegal_insn_d
[3]ecall_insn
[3]ebrk_insn
[3]exc_req_q
[3]store_err_q
[3]load_err_q
[3]handle_irq
[3]debug_single_step_i
[3]debug_req_i
[3]csr_pipe_flush
[3]exc_req_lsu
[3]stall_jump_i
[3]stall_branch_i
[3]stall_lsu_i
[3]stall_multdiv_i
[3]exc_req_d
[3]nmi_mode_d
[3]debug_mode_d
[3]enter_debug_mode
[3]special_req
[3]stall
[3]halt_if
[3]load_err_d
[3]store_err_d
[3]IRQ_TAKEN
[3]DECODE
[3]DBG_TAKEN_IF
[3]DBG_TAKEN_ID
[3]SLEEP
[3]BOOT_SET
[3]FIRST_FETCH
[3]id_in_ready_o
[3]fetch_enable_i
[3]WAIT_SLEEP
[3]illegal_insn_q
[3]rst_ni
[2]instr_valid_i
[2]wfi_insn_i
[2]mret_insn_i
[2]dret_insn_i
[3]ctrl_fsm_ns
[3]RESET
[2]wfi_insn
[2]mret_insn
[2]dret_insn
[2]csr_mstatus_tw_i
[2]priv_mode_i
[2]debug_mode_q
[2]nmi_mode_q
[2]PRIV_LVL_M
[2]debug_ebreaku_i
[2]PRIV_LVL_U
[2]debug_ebreakm_i
[2]illegal_insn_q
[2]ecall_insn_i
[2]instr_fetch_err_i
[2]ebrk_insn_i
[2]FLUSH
[2]illegal_umode
[2]illegal_insn_i
[2]debug_req_i
[2]debug_single_step_i
[2]illegal_dret
[2]ctrl_fsm_cs
[2]ebreak_into_debug
[2]load_err_q
[2]store_err_q
[2]exc_req_q
[2]load_err_i
[2]store_err_i
[2]csr_pipe_flush_i
[2]ecall_insn
[2]instr_fetch_err
[2]ebrk_insn
[2]illegal_insn_d
[2]enter_debug_mode
[2]debug_mode_d
[2]exc_req_lsu
[2]csr_pipe_flush
[2]stall_multdiv_i
[2]stall_branch_i
[2]stall_lsu_i
[2]stall_jump_i
[2]exc_req_d
[2]irq_nm_i
[2]csr_mstatus_mie_i
[2]irq_pending_i
[2]special_req
[2]stall
[2]handle_irq
[2]halt_if
[2]load_err_d
[2]store_err_d
[2]WAIT_SLEEP
[2]SLEEP
[2]DECODE
[2]fetch_enable_i
[2]DBG_TAKEN_ID
[2]DBG_TAKEN_IF
[2]id_in_ready_o
[2]IRQ_TAKEN
[2]FIRST_FETCH
[2]BOOT_SET
[2]RESET
[2]ctrl_fsm_ns
[2]rst_ni
[1]dret_insn_i
[1]instr_valid_i
[1]mret_insn_i
[1]dret_insn
[1]mret_insn
[1]load_err_q
[1]store_err_q
[1]ctrl_fsm_cs
[1]exc_req_q
[1]debug_req_i
[1]debug_mode_q
[1]debug_single_step_i
[1]debug_mode_d
[1]rst_ni
debug_mode_q
debug_mode_o