

RA1911028010110 CSE-CC (J1)**SANKALP MISHRA****FULL ADDER CIRCUIT**


AIM : To design and implement a full adder circuit.

SOFTWARE USED : Logic gate simulator



TRUTH TABLE :



A	B	C _{IN}	SUM	CARRY _{OUT}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

CIRCUIT DIAGRAM :



OUTPUT :





RESULT : Here, we add three one bit binary numbers, two operands & a carry bit.

HALF ADDER CIRCUIT


AIM : To design and implement a half adder circuit.

SOFTWARE USED : Logic gate simulator



TRUTH TABLE :



A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

CIRCUIT DIAGRAM :



OUTPUT :





RESULT : Here, we add two single digit binary numbers & results in two digit out.