
UnnaTI Analog Program Reference Material

UnnaTI Analog Program


□ KCL & KVL □ Thevenin & Norton theorems □ Superposition concepts □ R-C circuits time constant/ waveform □ Final conditions for R-C circuits □ Charge conservation in a capacitor □ Inductance concepts □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format □ You will be tested on the understanding of basic concepts	Syllabus for screening:
 □ Superposition concepts □ R-C circuits time constant/ waveform □ Final conditions for R-C circuits □ Charge conservation in a capacitor □ Inductance concepts □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	□ KCL & KVL
 □ R-C circuits time constant/ waveform □ Final conditions for R-C circuits □ Charge conservation in a capacitor □ Inductance concepts □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Thevenin & Norton theorems
 □ Final conditions for R-C circuits □ Charge conservation in a capacitor □ Inductance concepts □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	□ Superposition concepts
 □ Charge conservation in a capacitor □ Inductance concepts □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	□ R-C circuits time constant/ waveform
 □ Inductance concepts □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Final conditions for R-C circuits
 □ Controlled sources □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Charge conservation in a capacitor
 □ Periodic waveforms □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Inductance concepts
 □ Laplace domain □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	□ Controlled sources
 □ Differential equations □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Periodic waveforms
 □ Probability □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Laplace domain
 □ Permutation & Combination □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Differential equations
 □ Data analysis and interpretation □ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	□ Probability
□ Digital gates - Boolean algebra Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format	☐ Permutation & Combination
Points to note: □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format	☐ Data analysis and interpretation
 □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	☐ Digital gates - Boolean algebra
 □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	
 □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	
 □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	
 □ Use the provided notes to get a feel for what the screening test will be like □ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com □ Actually screening will be multiple choice format 	
 If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com Actually screening will be multiple choice format 	Points to note:
☐ Actually screening will be multiple choice format	☐ Use the provided notes to get a feel for what the screening test will be like
· · · · · · · · · · · · · · · · · · ·	☐ If you spot any errors in the notes, please bring it to the notice of saivarun@ti.com
· · · · · · · · · · · · · · · · · · ·	☐ Actually screening will be multiple choice format
	☐ You will be tested on the understanding of basic concepts

KCL, KVL





Solution



Applying KCL at node B

$$i - 1 - x = 0$$

 $x = i - 1$ — ①

Applying KCL at node A

$$1 + \chi - 1 = 0$$

$$\chi = 0 - 0$$


Equating ① and ②
$$\hat{i}-1 = 0$$

$$\Rightarrow \hat{i} = 1$$


Simple solution:

in coming Current is equal to Sum of total outgoing
Current Applying the Same law across any plane: AA'






total current Coming in AA' = total current going out AA'



from this principle 2 = 1

Other example




Across AA

$$2-1-i=0$$

$$i=1$$

2. find vx in the following assess



Solution:

Applying KVL in loop 1:

$$V_1 + V_2 + V_2 - 5 = 0 - 1$$

Cobserve that sign is used according to + or - appearing

first on an elegent while travessing the loop)

Similarity & loop 2

Applying ohm's law:

$$V_1 = i_1 * 1, V_2 = i_1 * 1, V_3 = i_2 * 1, V_4 = i_2 * 1$$

Where as the Current through the resistor across

which voltage drop is $v_x = (i_1 - i_2) * 1$

$$V_{\chi} = (i_1 - i_2) \times 1$$



Replacing
$$V_1$$
 to V_2 V_3 in $(1 & 2)$

$$i_1 + i_1 + (i_1 - i_2) - 5 = 0 - (14)$$

$$i_2 + 7 + i_2 - (i_1 - i_2) = 0 - (24)$$

$$3i_1 - i_2 = 5 - 18$$
 $-i_1 - 3i_2 = -7 - 28$


Solving
$$(B)$$
 & (B)

$$(1) = -2A / (1) = 1A$$

Negative Sign for is means actual dispection of Cuanent in loops is apposite to what is assumed


$$V_{\chi} = (i_1 - i_2) + 1 = [i - (-2)] + 1 = 3v$$

KCL+KVL



Find VA Cpotential at node A) in the above Concust Cwith respect (bound) to

Solution:



According to KCL, Current through 51 resistor CBO i will be ZERO, as there is no path between AD for Current to return So, I, loop 1 and loop 2 Can be solved independently . Only prospose of 51 resists is that VB=Vc

In loops $i_2 \times 1 + 3 + i_2 \times 1 + i_2 \times 1 = 0$ $i_2 = \frac{-3}{3} = -1$ $V_{C} = 0 + 3 + i_{2} * 1$ = 3+ (-1)*1 =2 VB = Vc = 2V



For loop ①, applying
$$KVL$$

$$i_1 \times 1 + i_1 \times 2 + i_1 \times 2 - 5 = 0$$

$$5 \quad i_1 = 5$$

$$i_1 = 1A$$

$$V_A = V_B - 2i_1$$


$$V_A = 2 - 2 \times 1$$

Thevenin, Norton & Superposition Theorems




Thevenin's theorem:

Any linear electrical network with any Combination of voltage Sources, current Sources and resistances can be replaced at terminals A-B by an equivalent voltage Source VTH in Series Connection with equivalent resistance RTH.



The theorem allows us to replace large network partially or Completely with equivalent voltage Source & Series resistance to Simplify the analysis


Example:



Find VTH & RTH For above Cencust
Step 1: Find YH

To find VTH Open RLCTerminals A&B have infite resistance across them which means no Current flows through them (A&B)





Note that no Current flows through 31 resisted Hence, nodes


(A) & C have Same potential

$$V_{c} = V_{A} = \frac{10}{15} \cdot 30 = 20V$$


Step 2: Find RTH


To find RTH, each independent Source Should be replaced with its internal resistance

for ideal voltage Source internal resistance is zero, while for ideal Current Source internal resistance is infinite. Hence, V Source is replaced with Short while Current Source with open Cincuit



Equivalent Cincuit >






Step 1: Find Voc = VAB


Voc - open circuit voltage

Open 31 resistance

It is clear that -1A Current flows via 21. Hence Voc = 2V (Note that -ve Sign indicates potential at B is greater than A)



Note that Circuit is open between @ and @ Hence RTH = 21




Hence,
$$I_0 = \frac{-2}{5} = -0.4A$$




Norton's Theorem

1)



Find voltage across & resistor by Norton's theorem


Step 1: Shoot 81 resistor and find Isc



By KCL,
$$\frac{3-V_1}{2} = \frac{V_1}{1} + \frac{V_1}{6}$$


 $\therefore \frac{3}{2} = \frac{10}{6} V_1 \Rightarrow V_1 = \frac{9}{10} V$
 $\therefore T_{SC} = \frac{V_1}{1} - \frac{V_1}{4} = \frac{3}{4} * \frac{9}{10} = \frac{27}{40}$
 $= 0.675A$

Step 2: find Ro



Note that only independent Sources are replacemented with their internal resistance

To find Ro we will add test source V_T at output & measure $^{\circ}_T$ Then $Ro = \frac{V_T}{1}$




$$i_T = \frac{V_1}{4} + \frac{V_T - V_1}{1} \qquad - \bigcirc$$

At node ©
$$\frac{V_T - V_1}{1} = \frac{V_1}{6} + \frac{V_1}{2}$$

:.
$$V_T = \frac{10}{6} V_1$$
 :. $V_1 = \frac{6}{10} V_T$

$$R_0 = \frac{V_T}{1_T} = \frac{20}{11} \Lambda = 1.82 \Lambda$$

... Norton's equivalent ckt is -





Hence, vo Hage across 81 resistor is-

$$V_{AB} = 0.675 (182118)$$

= 1V

R) Find Norton's equivalent of following network. Comment on result






At node @,

But,

$$i = \frac{V_S - V_C}{6}$$
 $i = \frac{V_S - 10i}{6}$
 $i = \frac{V_S}{16}$

$$I_{sc} = +i = \frac{V_{s}}{16}$$

Step 2: Find Ro




Vr is test Voltage Sowice

Note that current it = 4? Hence it is independent of VT :. $R_0 = \frac{\Delta V_T}{\Delta \hat{l}_T} = \infty$ (infinite)



Hence, Norton's equivalent is




Clearly above Circuit represents ideal Current Source


moreover, can you observe topological similarity with equivalent circuit of Common base amplifier

Superposition Theorem:

1) Find 'v' using Superposition theorem:




Step 1: Consider effect of only VA



61/31 = 21

$$V_A = \frac{3}{2+3} \times 20$$
 $V_A = 12V$

Step 2: Effect of IB only



Note that 31 and 61 are in


By Current distribution Current

$$I_{R2} = \frac{1}{1+4} \cdot (-15)$$
= -3A

This Current flows through Reff Creating Voltage drop VB : VB = (-3A)(21) = -6V

Negative Sign indicates polonity of 1/8 is opposite of Assumed Value.

Step 3: Effect of Ic Only




Note that R3 and R4 are in porallel

Also, this Reff is in Series with

R, and CRI+ Reff) is parallel to R2





By Current division, Current through Rz is


$$I_{R_1} = \frac{Reff + R_1}{Reff + R_1 + R_2} \cdot I_C$$

$$= \frac{3}{5} \cdot 15 = 9A$$


: Vo Hage
$$V_c = (15-9) \cdot 2 = 12V$$

Step 4: find Voltage VAB by addition of all Components

2) Find i in following concuit:




Step 1: Effect of 6v Source



$$V = \frac{3}{1+3} \cdot 6 = 4.5$$

$$i = \frac{4.5}{3} = 1.5A - 0$$

Step2: Effect of 2A Source




Current through 32 resistor =
$$\frac{1}{1+3}(-2) = -0.5 \text{ A}$$

 $\therefore V = (-0.5)(3) = -1.5V$
 $\therefore i_2 = 2 + -\frac{1.5}{3} = 1.5 \text{ A}$


Step 3: Total Current by Super position theolem = 1, +12

Charge conservation in a capacitor

-> Charge Conservation in a Capacitor




Consider a capacitist that is Connected to a voltage Source (V) as shown below



In a steady state charge stored in capacital is given by $Q_1 = C_1 V$

Now Suppose this Charged Capacito is disconnected them voltage Source and Connected back in pagallel to another Capacito C2,



Charge Stored in New Configuration is \rightarrow $Q_F = C_1V_2 + C_2V_2$

By charge Conservation theory ->
QI = QF


 $C_1V = C_1V_2 + C_2V_2$

Therefole V2 is given by ->

$$V_2 = \left(\frac{c_1}{c_1 + c_2}\right) \cdot V$$




Q1. For below circuit calculate of voltage vo with time



- · Assume both the capacitors are changed to ovat t=0
- . When $\phi_1 = 1$, Switch 1 will be ON $\phi_1 = 0$, Switch 1 will be OFF Same is true for Switch 2

Sol)
$$\rightarrow$$
 A+ phase 1 \longrightarrow
Charge in C₁ \longrightarrow C₁.v
C₂ \longrightarrow C₂xo = 0
$$\begin{array}{c}
C_1 \cdot V \\
C_2 \longrightarrow C_2 \times O = O
\end{array}$$

By Charge Conservation theory



Charge in phase 1 = Charge in phase 2
$$C_1 v + 0 = (C_1 + (C_2)) V_{02}$$

$$V_{02} = (C_1 + (C_2)) V_{02}$$

$$V_{02} = \left(\frac{C_1}{C_1 + C_2}\right) V$$



2

Charge in
$$C_1 \rightarrow C_1 \vee C_2 \rightarrow C_2 \vee C_2 \vee$$

In this phase of voltage vo will remain Same as that of Phase 2, as there is no discharge path

$$V_{03} = \left(\frac{C_1}{C_1 + C_2}\right) V = V_{02}$$

+ At phase 9 ->

Charge in phase 3 = Charge in phase 4

$$C_{1}V + C_{2}V_{02} = (C_{1} + C_{2})V_{04}$$

:.
$$V_{04} = \frac{C_1}{C_1 + C_2} \cdot V + \frac{C_2}{C_1 + C_2} \cdot \left(\frac{C_1}{C_1 + C_2}\right) V$$

$$V_{04} = \frac{C_1}{C_1 + C_2} \left(1 + \frac{C_2}{C_1 + C_2} \right) V$$

> At phase (5) ->

Charge in
$$C_1 = C_1 \vee C_2 = C_2 \vee C_4 \vee C_4 = C_2 \vee C_4 \vee$$

O/p voltage

:.
$$V_{06} = \frac{V_{C_1}}{C_1 + C_2} \left(1 + \frac{C_2}{C_1} \cdot V_{04} \right)$$

$$V_{06} = \frac{V_{C_1}}{C_1 + C_2} \left(1 + \frac{C_2}{C_1 + C_2} + \left(\frac{C_2}{C_1 + C_2} \right)^2 \right)$$


-> .At infinite phase ->


$$V_{0,\infty} = \frac{V_{C_1}}{C_1 + C_2} \left(1 + \frac{C_2}{C_1 + C_2} + \left(\frac{C_2}{C_1 + C_2} \right)^2 + \left(\frac{C_2}{C_1 + C_2} \right)^3 + \cdots \infty \right)$$

$$= V \cdot \frac{C_1}{C_1 + C_2} \cdot \frac{1}{1 - \frac{C_2}{C_1 + C_2}} = V$$

$$= V_{0,\infty} = V$$

-> Below plot shows vo VIs phase ->





$$\phi_1 \rightarrow \frac{1}{t=0}$$
 $\phi_2 \rightarrow \frac{1}{t=0}$

For the above Circuit Calculate voltage vc at t=1 sec

Sol,

When
$$\emptyset$$
, is high \Rightarrow
Total charge = $C_1(V_1-0) + C_2(V_2-0) + C_3(0-0)$
= $C_1V_1 + C_2V_2$

When ϕ_2 is high \rightarrow

Total Charge =
$$G(V_1 - V_c) + G(V_2 - V_c) + G(V_3 - V_c)$$

Charge in
$$\phi_1$$
 = Charge in ϕ_2 phase

$$C_{1} V_{1} + (_{2} V_{2} = c_{1} (v_{1} - v_{c}) + c_{2} (v_{2} - v_{c}) + (_{3} (v_{3} - v_{c}))$$

$$C_1V_1 + C_2V_2 = C_1V_1 + C_2V_2 + C_3V_3 - V_C(C_1 + C_2 + C_3)$$

$$V_C = \frac{C_3 V_3}{C_1 + C_2 + C_3}$$

Transients in circuits with R,C and switches




→ final condition in RC Ciacuits → Points to remember →

) In Steady State, Capacitàl behaves as an open Ciacuit for DC Input

2) To Change Voltage a cross apacito Instantaneously, it requires infinite Current via it


3) In Steady State induction behaves as a short circuit for OC Input

4) To change Current via induction instantaneously it requires infinite voltage across it.



for above Circuit Calculate Voltage that each Capacito)
gets charged to in a steady state

Sola. In Steady state above Concuit will look like



Apply KCL at node 1

$$\frac{(V_1-1)}{1} + \frac{V_1}{1} + \frac{V_2-V_2}{1} = 0$$

KCL at node
$$2 \Rightarrow \frac{V_2 - V_1}{1} + \frac{V_2}{1} = 0$$



$$V_{2} = \frac{1}{2} V_{1}$$

$$3 V_{1} = 1 + V_{2}$$

$$3V_{1} - V_{2} = 1$$

$$3V_{1} - \frac{1}{2} V_{1} = 1 \Rightarrow V_{1} = \frac{3}{5} V$$


$$V_{2} = \frac{1}{5} V$$

So,
$$C_1$$
 will get charged $V_1 = 2/5$

$$(2 \rightarrow V_1 - V_2 = \frac{2}{5} - \frac{1}{5} = \frac{1}{5} V$$

$$C_3 \rightarrow V_2 = 4_5 V$$

Q2.




In RC Cisicuit, Squore wave as shown above, is applied. Plot output waveform to:

under steady state Condition


Sal:

> RC is a time Constant of a Concuit. If RC time Constant is less than Square wave time period, output wavefrom will settle down to input level & will look like.




(ase \mathbb{I}) $\rightarrow R(>> 7$

I lorger lorger > If RC time Constant is tess than T, then Concuit will not respond much to the input but under steady state, this Circuit will settle to equivalent Dc level of an Input



Q.1 Plot Vo, ic, in for the circuit shown below, if the Switch is closed at t=0



For t>0, wasting KCL for the output node,

$$\frac{V_0}{R_2} + \frac{C \cdot dV_0}{dt} + \frac{V_0}{R_1} = \frac{V_1}{R_1}$$

$$\frac{dv_0}{dt} + \frac{V_0}{c} \left(\frac{1}{R_1} + \frac{1}{R_2} \right) = \frac{V_1}{R_1 c}$$
 (1)

The Solution to the above equation is found by Solving the characteristic equation (V; = V, =0)

$$\frac{dv_0}{dt} + \frac{v_0}{c} \left(\frac{1}{R_1} + \frac{1}{R_2} \right) = 0 \quad --- (2)$$

The Solution to eqn(2) can be of the form

Vo = Ke-t/= + C, where K&C, one Constants

At
$$t = 0^{\dagger} V_0 = 0$$

At
$$t = 0^{\dagger} V_0 = 0$$
 $t = C(\frac{R_1 R_2}{R_1 + R_2}) = C(R_1 | 1 | R_2)$

$$0 = K + C_1$$

At
$$t=\infty$$
 $V_0 = \frac{V_1 R_2}{R_1 + R_2}$

$$\frac{V_1 \cdot R_2}{R_1 + R_2} = C_1 \implies K = \frac{-V_1 R_2}{R_1 + R_2}$$

Therefore,


$$V_0 = \frac{V_1 R_2}{R_1 + R_2} \left(1 - e^{-t} A \right)$$


$$i_c = \frac{C \cdot dv_o}{dt} = C \cdot \frac{V_1 \cdot R_2}{R_1 + R_2} \cdot \frac{1}{T} \cdot e^{-t/T}$$


$$ic = \frac{V_1}{R_1} e^{-t/L}$$

$$IR_2 = \frac{V_0}{R_2} = \frac{1}{R_2} \cdot V_1 \cdot \frac{R_2}{R_1 + R_2} \cdot (1 - e^{-t/\tau})$$


$$= \frac{V_1}{R_1 + R_2} \left(1 - e^{-t/t}\right)$$







Q2 If the Switch is closed at t=0, plot Vo, ic, iR2, iR2



For t>0, Wouting KCL for Output node,

$$\frac{V_0}{R_2} + \frac{V_0}{R_1} + \frac{Cdv_0}{dt} = \frac{V_1}{R_1} + \frac{Cdv_0}{dt}$$

$$\frac{dv_0}{dt} + \frac{v_0}{c} \cdot \left(\frac{1}{R_1} + \frac{1}{R_2}\right) = \frac{v_1}{R_1c} + \frac{dv_1}{dt}$$

dvi =0, vi =0 gives us the Characteristic equation

$$\frac{dv_0}{dt} + \frac{v_0}{c} \left(\frac{1}{R_1} + \frac{1}{R_2} \right) = 0$$

· Vo = ke-tx+4 where k, G are Constants

$$T = C \cdot \frac{R_1 R_2}{R_1 + R_2} = c \cdot CR_1 \cdot IR_2$$

At t=0, c appears like a Short ckt

At t= 0, C appears like open ckt

$$V_0 = V_1 \cdot \frac{R_2}{R_1 + R_2} = 0 + C_1$$

$$C_1 = V_1 \cdot \frac{R_2}{R_1 + R_2}$$

$$K = V_1 \frac{R_1}{R_1 + R_2}$$



$$V_0 = V_1 \cdot R_1 \cdot e^{-t} + V_1 \cdot \frac{R_2}{R_1 + R_2}$$


$$V_0 = \frac{V_1}{R_1 + R_2} \left(R_1 e^{-\frac{t}{R_1}} + R_2 \right)$$


$$ic = C \cdot \frac{d}{dt} (V_1 - V_0) = C \cdot \frac{V_1}{R_1 + R_2} \cdot R_1 \cdot \frac{1}{T} \cdot e^{-t/T}$$


$$ic = \frac{V_1}{R_2} \cdot e^{-t/\tau}$$


$$iR_1 = \frac{V_1 - V_0}{R_1} = \frac{V_1}{R_1 + R_2} \left(1 - e^{-t/t}\right)$$

$$iR_2 = \frac{V_0}{R_2} = \frac{V_1}{R_1 + R_2} \left(\frac{R_1}{R_2} \cdot e^{-\frac{t}{L}} + 1 \right)$$










Q3. For the ckt Shown below, if the Switch is closed 5 at t=0, plot Vc, irz, ir,





Soln


$$V_C = I_1 R_1 C_1 - e^{-t/2}$$
 where $T = CR_1 + R_2$. C

$$i_{R_2} = I_1 \cdot \frac{R_1}{R_1 + R_2} \cdot e^{-t/2}$$


$$i_{R_1} = I_1 \left(1 - \frac{R_1}{R_1 + R_2} \cdot e^{-\frac{t}{R_1}}\right)$$









Oy. For the Ciacuit Shown below, if the Voltage across the capacital is V_1 at t=0 and the Switch is closed at t=0, plot V_0 , if f_0 t>0




$$V_0 = (V_1 - V_1)e^{-t/t}$$

$$i_R = \frac{1}{R} (v_i - v_1) e^{-t/\tau}$$





Q5. For the Circuit Shown below, if both the Switches one closed at t=0, plot Vo, iR, iR2



Sol


$$V_0 = V_{SS}(1 - e^{-t/t}) \quad \text{where} \quad T = C(R_1 | | R_2)$$

$$V_{SS} = V_1 \cdot \frac{R_2}{R_1 + R_2} + V_2 \cdot \frac{R_1}{R_1 + R_2}$$


$$l_{R_1} = \frac{V_1 - V_2}{R_1 + R_2} + \frac{V_{SS}}{R_1} \cdot e^{-t/t}$$

$$i_{R_2} = \frac{V_2 - V_1}{R_1 + R_2} + \frac{V_{SS}}{R_2} \cdot e^{-t/\tau}$$


Q6. For the Circuit shown below, if the Switches are operated using Complementary clocks & and & as shown plot




Sol".










a) For a Capacito,
$$i_c = C \cdot \frac{dv_c}{dt}$$

$$V_c = V_i \implies i_c = C \cdot \frac{dv_i}{dt} - - - - (1)$$

Equation (2) indicates a useful property of a capacital, the Capacità Current is a devivolive of the Voltage across it. This Property is utilised in many circuits for waveform generation

For (a),
$$V_i = \frac{2A}{T}t$$
 for $0 < t < \frac{\pi}{2}$
= $2A - \frac{2A}{T}t$ for $\frac{\pi}{2} < t < \frac{37}{2}$

Using egn (1)



for a capacitol,
$$V_c = \frac{1}{c} \int_{i}^{t} I_i dt + V_c^{o-} - (2)$$

Where ve is the initial voltage On Capacital

Equation (2) Shows that the Current Flowing into a Capacifol is indigrated to develop the voltage across it. This is a very useful property utilised in many Circuits


Using eq. (2) and assuming that initial voltage vc on the Capacitol

is zero.

$$V_{c} = \frac{1}{C} \int_{0}^{C} I_{1} dt = \frac{I_{1}}{C} \cdot t \quad \text{follow}$$


$$= \frac{1}{C} \int_{0}^{C} (-I) \cdot dt = \frac{I_{1}}{C} \cdot t + \frac{I_{1}}{C} \cdot \frac{I_{2}}{2} \quad \frac{I_{2}}{2} < t < \frac{3I}{2}$$


$$i_{C} = I_{1}$$













Soln > Same as Q.7(a)

Q.9 Plot Vc for the Concuit shown below





Sol" > Same as Q.7(b)

Q.10 Plot Vo for the asscuit Shown below

