Experiment #2 – FPGA Realization of Radix-4 Multiplier

Sana Sari Navaei 810199435 Maryam Jafarabadi 810199549

1.RTL Design and Simulation




Fig. 1 Datapath of design




Fig. 2 State diagram of controller

Fig. 3 Controller Verilog

```
"timescale law/las
module datapath input [10]A, B, input [10]SA, input intA, initP, initC, loadiabA, loadiabA, loadiabB, loadi
```

```
## A.

**timescale lns/lns
module TB();
    reg [7:0]A,B;
    reg rst,getA,getB;
    reg ik = 0;
    wire [31:0]result;
    CA2 CUT (A,B,start,clk,rst,getA,getB, result);
    always begin #10 clk = ~clk;end
    initial begin
    A = 8*billillill;
    B = 8*d4;
    rst = 1;
    #20 rst = 0;
    getA = 1;
    getB = 1;
    #40 start = 1;
    #40 start = 0;
    #60 getA = 0;
    #60 getA = 0;
    #60 getA = 0;
    #60 getB = 0;
    #400;
    B = 8*d0;
    #60 getB = 0;
    #40 getB = 1;
    #400;
    #60 getB = 0;
    #60 getB = 0;
    #60 getB = 0;
    #60 getB = 1;
    #400;
    B = 8*d0;
    #60 getB = 1;
    #400 get
```

Fig. 5 Testbench Verilog



Fig. 6 Waveform result

A = 16'b11111111111111;

B = 16'b00000000000000010;

A is -1 and B is 4 and the result is -4 as we see.

5

We have two 16 bit numbers and we want to calculate the result of A * B. First we give the 8 least bit of A and then we give the 8 least bit of B; After that, we give the 8 most bit of A and then we give the 8 most bit of B. The result is -4 and we received it in two times. In the first time we received the 8 least bit of result which is 8'b11111100 and then we received the 8 most bit of result which is 8'b11111111.

2.FPGA Implementation

5.




Fig. 7 Synthesized RTL




Fig. 8 FPGA output



Fig. 9 FPGA output

To see the result in FPGA, at first we enter the reset button. After that, we should enter the start button. Then we get the A in two parts. At the first part, we get the most 8 bit of A which is 8'b000000000 and then we get the 8 least bit of A which is 8'b000000011. We do the same to get another input. First we get 8'b00000000 and then we get 8'b00000001(we enter the numbers by using switches on FPGA). After getting the inputs, we should press putout button two times because we received the output in 2 parts. In the first part we received the 4 least bit of result in HEX and in the next part we get the 4 most bit of result in HEX.