# Experiment #4 – Accelerator and Wrappers

Sana Sari Navaei 810199435 Maryam Jafarabadi 810199549

## 1.Exponential Engine

Fig. 1 Testbench verilog




Fig. 2 simulation result

When x is 0.1010011001100110 in binary or 0.65 in decimal , the output is 01.11101001011000 which means 1.915405 but  $e^{0.65}$  is 1.9155408 and the difference is 0.000003.




Fig. 3 simulation result

When x is 0.0010101110000101 in binary or 0.17 in decimal , the output is 01.0010111101101011 which means 1.185226 but  $e^{0.17}$  is 1.18530485 and the difference is 0.00007885.




Fig. 4 simulation result

When x is 0. 1110000101000111 in binary or 0.88 in decimal , the output is 10.0110100100100110 which means 2.4107360 but  $e^{0.88}$  is 2.41089970 and the difference is 0.0001637.

2.




Fig. 5 exponential in Quartus




Fig. 6 synthesis result

3.




Fig. 7 maximum frequency of accelerator

# 2.2 The Wrapper controller

1.




Fig. 8 state diagram of the controller

Fig. 9 Controller verilog




Fig. 10 ROM IP

2.

WIDTH=16; DEPTH=5; ADDRESS\_RADIX=UNS; DATA\_RADIX=UNS;

## CONTENT BEGIN

0 : 10000; 1 : 5432; 2 : 756; 3 : 25000; 4 : 6666;

END;

Fig. 11 mif file




Fig. 12 FIFO IP

3.




Fig. 13 Wrapper in Quartus

4.

```
include"LAB 4.vo
timescale 1ns/1ns
odule expTB();
   reg start = 0, read = 0, clk = 0, rst = 0;
   wire done;
   wire [17:0] q;
   LAB_4 CUT(done,clk,rst,start,read,q);
   always #10 clk = ~clk;
       #6 rst = 1;
#6 rst = 0;
       #20 start = 1;
        #20 start = 0;
        while (~done) #10;
        #70 \text{ read} = 1;
        #70 read
                  = 0;
        #70 read = 1;
                  = 0;
        #70 read
        #70 \text{ read} = 1;
        #70 \text{ read} = 0;
        #70 read = 1;
        #70 read
                    0;
        #70 \text{ read} = 1;
        #70 read = 0;
        #1000 $stop;
   end
endmodule
```

Fig. 14 Testbench verilog

5.




Fig. 15 a complete pulse on signal "start"

6.




Fig. 16 simulation result

## Input 1:

10000 in decimal  $\rightarrow$  0010011100010000 in binary 0.0010011100010000 in binary  $\rightarrow$  0.15258789 in decimal  $e^{0.15258789} = 1.1648448$ 

our result in waveform  $\rightarrow$  01.0010101000101110 in binary and 1.1647644 in decimal. The difference is 0.0000804.

#### Input 2:

5432 in decimal  $\rightarrow$  0001010100111000 in binary 0. 0001010100111000 in binary  $\rightarrow$  0.0828857 in decimal  $e^{0.0828857} = 1.0864176$ 

our result in waveform  $\rightarrow$  01.0001011000011011 in binary and 1.0863494 in decimal. The difference is 0.0000682.

#### Input 3:

756 in decimal  $\rightarrow$  0000001011110100 in binary 0.0000001011110100 in binary  $\rightarrow$  0.0115356 in decimal  $e^{0.0115356} = 1.0116023$ 

our result in waveform  $\rightarrow$  01.0000001011110101 in binary and 1.0115509 in decimal. The difference is 0.0000153.

#### Input 4:

25000 in decimal  $\rightarrow$  0110000110101000 in binary 0.0110000110101000 in binary  $\rightarrow$  0.3814697 in decimal  $e^{0.3814697} = 1.4651603$ 

our result in waveform  $\rightarrow$  01.0111011011011110 in binary and 1.4643249 in decimal. The difference is 0.0008354.

#### Input 5:

6666 in decimal  $\rightarrow$  0001101000001010 in binary 0. 0001101000001010 in binary  $\rightarrow$  0.1017150 in decimal  $e^{0.1017150} = 1.1070679$ 

our result in waveform  $\rightarrow$  01.0001101101100100 in binary and 1.1069946 in decimal. The difference is 0.0000733.

## 3.Implementing Accelerator on FPGA

1.

Flow Status Successful - Fri Jun 03 02:13:55 2022 Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition Revision Name LAB 4 Top-level Entity Name LAB\_4 Cyclone IV GX Family Device EP4CGX15BF14A7 **Timing Models** Final Total logic elements 478 / 14,400 ( 3 % ) Total registers 23 / 81 (28 %) Total pins Total virtual pins Total memory bits 272 / 552,960 ( < 1 % ) Embedded Multiplier 9-bit elements Total GXB Receiver Channel PCS 0/2(0%) Total GXB Receiver Channel PMA 0/2(0%) Total GXB Transmitter Channel PCS 0 / 2 (0 %) Total GXB Transmitter Channel PMA 0 / 2 (0%) 0/3(0%)

Fig. 17 synthesis report

3.

```
include"Hexdisplay.v"
include"LAB_4.vo"
module CAA(input clk,rst,start,read,output[6:0]displ1,displ2,displ3,displ4,output done);
wire[17:0]q;
Hexdisplay HEX1(q[17:14],displ1);
Hexdisplay HEX2(q[13:10],displ2);
Hexdisplay HEX3(q[9:6],displ3);
Hexdisplay HEX4(q[5:2],displ4);
LAB_4_CUT(done,clk,rst,start,read,q);
endmodule
```

Fig. 18 converter for 7-segment display

4.




Fig. 19 Exp-out

#### Input 1

10000 in decimal  $\rightarrow$  0010011100010000 in binary 0.0010011100010000 in binary  $\rightarrow$  0.15258789 in decimal  $e^{0.15258789} = 1.1648448$ 

HEX : 4a8b → Binary : 0100 1010 1000 1011

Decimal with two bit integer : 1.16473388




Fig. 20 Exp-out

## Input 2:

5432 in decimal  $\rightarrow$  0001010100111000 in binary 0. 0001010100111000 in binary  $\rightarrow$  0.0828857 in decimal  $e^{0.0828857} = 1.0864176$ 

HEX: 4586 → Binary: 0100 0101 1000 0110

Decimal with two bit integer: 1.08630371



Fig. 21 Exp-out

# Input 3:

756 in decimal  $\rightarrow$  0000001011110100 in binary 0.0000001011110100 in binary  $\rightarrow$  0.0115356 in decimal  $e^{0.0115356} = 1.0116023$ 

HEX : 406d → Binary :  $0100\ 0000\ 0110\ 1101$ Decimal with two bit integer : 1.01153564



Fig. 22 Exp-out

## Input 4:

25000 in decimal  $\rightarrow$  0110000110101000 in binary 0.0110000110101000 in binary  $\rightarrow$  0.3814697 in decimal  $e^{0.3814697} = 1.4651603$ 

HEX:  $5db7 \Rightarrow Binary: 0101\ 1101\ 1011\ 0111$ Decimal with two bit integer: 1.46429443




Fig. 23 Exp-out

# Input 5:

6666 in decimal  $\Rightarrow$  0001101000001010 in binary 0. 0001101000001010 in binary  $\Rightarrow$  0.1017150 in decimal  $e^{0.1017150}=1.1070679$ 

HEX :  $46d9 \rightarrow$  Binary : 0100 0110 1101 1001 Decimal with two bit integer : 1.10699462