Assignment - 3

32- bit Brent Kung Adder

EE 671 - VLSI Design



Name: Sanchit Gupta.

Roll number: 23M1114.

Program: M.tech (EE5 - Electronic Systems).

Department: Electrical Engineering.

Date of Sub: 7th Oct, 2023.

Ques 1: Describe a 32 bit Brent Kung adder in VHDL and simulate it using a test bench. Your description should use std_logic types for various signals.

a) Logic functions AND, XOR, A + B.C and A.B + C.(A+B) are required for computing different orders of G, P and final sum and carry outputs. A template file with entity/architecture pairs for these functions is appended at the end. You should modify that code to implement delays for logic functions as given below: Function Delay in ps

Function	Delay in ps
AND	300 + last two digit of your roll number
A + B.C	400 + last two digits of your roll number
XOR	600 + 2*last two digits of your roll number
A.B + C.(A+B)	600 + 2*last two digits of your roll number

Soln: My Roll no. last two digits are 14, so I add 14ps and 28ps of delay to the respective gates.

```
💠 andgate.vhdl 🗵 💮 💠 xorgate.vhdl 🗵
                                     💠 abcgate.vhdl 🗵
     -- simple AND gates with trivial architectures
 123456789
       library IEEE;
use IEEE.std_logic_1164.all;
     □entity andgate is
□port (A, B: in std_logic;
├ prod: out std_logic);
       end entity andgate;
10
     □architecture trivial of andgate is
11
     ⊟begin
12
       prod <= A AND B AFTER 314 ps;
13
       end architecture trivial;
14
15
```

```
🐠 cir
 💠 andgate.vhdl 🔣
                   🍄 xorgate.vhdl 🔀
                                      💠 abcgate.vhdl 🔣
     4
       -- simple XOR gates with trivial architectures
 2
       library IEEE;
use IEEE.std_logic_1164.all;
 3
 4
 5
 6
7
     ⊟entity xorgate is
     □port (A, B: in std_logic;
 8
             uneq: out std_logic);
 9
       end entity xorgate;
10
     □architecture trivial of xorgate is
11
12
     ⊟begin
     uneq <= A XOR B AFTER 628 ps;
end architecture trivial;
13
14
15
```

```
💠 xorgate.vhdl 🗵
                                         🤏 abcgate.vhdl 🗵
💠 andgate.vhdl 🔣
                        PT PT
     66 (₹ | ‡ ‡ ‡
        -- simple ABC gates with trivial architectures
 1
 2
       library IEEE;
 3
       use IEEE.std_logic_1164.all;
 4
     ⊟entity abcgate is
 5
6
7
     □port (A, B, C: in std_logic;

abc: out std_logic);

end entity abcgate;
 8
9
10
     □architecture trivial of abcgate is
11
     □begin
12
            abc <= A OR (B AND C) AFTER 414 ps;
      Lend architecture trivial;
13
14
```

```
🂠 xorgate.vhdl 🗵
                                                               🍄 cin_map_G.vhdl 🔣
 🍄 andgate.vhdl 🔣
                                          💠 abcgate.vhdl 🔣
     66 (강 | 彗 물 | P  만 10 |
       -- A + C.(A+B) with a trivial architecture library IEEE;
 2
 3
        use IEÉE.std_logic_1164.all;
 4
     □entity Cin_map_G is
□port(A, B, Cin: in std_logic;
- BitO_G: out std_logic);
 5
6
7
 8
       end entity Cin_map_G;
 9
10
     □architecture trivial of Cin_map_G is
11
     ⊟begin
12
      LBitO_G <= (A AND B) OR (Cin AND (A OR B)) AFTER 628 ps;
13
        end architecture trivial;
```

b) Using the above entities as components, write structural descriptions of each level of the tree for generating various orders of G and P values. The rightmost blocks of all levels should use the already available value of C0 to compute the output carry directly using the logic block for A.B + C.(A+B) and use these instead of the G values for computation of P and G for the next level.

Soln: The VHDL Code is as follows:

```
•
                                     4
                               ×
          adder vhdl*
                                                    DUT.vhdl
                                                                       🖷 | 🐽 📅 | 🏗 💷 | 🖪 🗗 🐿 | 🐧 🖫 | 🛂 | 🏭 📃
          library ieee;
use ieee.std_logic_1164.all;
                                                                                                                                                           ۸
       6
        end entity;
10
11
       □architecture trivial of adder is
13
14
         signal carry : std_logic_vector(32 downto 1);
15
16
       ☐component andgate
☐port (A, B: in std_logic;
- prod: out std_logic);
end component andgate;
18
20
       21
22
23
24
25
       ☐ component abcgate
☐ port (A, B, C: in std_logic;
- abc: out std_logic);
end component;
26
28
30
       ☐ component Cin_map_G
☐ port(A, B, Cin: in std_logic;
- Bit0_G: out std_logic);
end component Cin_map_G;
31
32
33
35
         signal G1, P1 : std_logic_vector(31 downto 0);
signal G2, P2 : std_logic_vector(15 downto 0);
signal G3, P3 : std_logic_vector(7 downto 0);
signal G4, P4 : std_logic_vector(3 downto 0);
signal G5, P5 : std_logic_vector(1 downto 0);
36
37
38
```

```
40-
                               × 💠
           adder.vhdl*

    ▼ Testbench_org.vhdl 
    ▼

                                                    DUT.vhdl
41
           signal G6, P6 :
                                     std_logic;
                                                                                                                                                          ۸
44
45
          G1_0: abcgate port map (a(0), b(0), c, G1(0));
        s1: for i in 31 downto 1 generate
| G1_i : andgate port map (a(i), b(i), G1(i));
| end generate s1;
47
49
        ☐s2 : for i in 31 downto 0 generate

P1_i: xorgate port map(a(i), b(i), P1(i));

end generate s2;
50
52
53
        ☐s3: for i in 15 downto 0 generate

G2_i: abcgate port map (G1((2*i)+1), P1((2*i)+1), G1(2*i), G2(i));

end generate s3;
55
58
        | s4 : for i in 15 downto 0 generate
| P2_i: andgate port map (P1((2*i)+1), P1(2*i), P2(i));
        end generate s4;
60
61
        ☐s5 : for i in 7 downto 0 generate

☐ G3_i: abcgate port map (G2((2*i)+1), P2((2*i)+1), G2((2*i)), G3(i));

end generate s5;
62
63
65
66
67
        S6 : for i in 7 downto 0 generate
P3_i: andgate port map (P2((2*i)+1), P2((2*i)), P3(i));
end generate s6;
68
69
70
71
72
73
74
75
76
77
        ☐s7 : for i in 3 downto 0 generate

☐ G4_i: abcgate port map (G3((2*i)+1), P3((2*i)+1), G3((2*i)), G4(i));

end generate s7;
        ☐s8 : for i in 3 downto 0 generate

P4_i: andgate port map (P3((2*i)+1), P3((2*i)), P4(i));

end generate s8;
78
79
        Us9 : for i in 1 downto 0 generate

| G5_i: abcgate port map (G4((2*i)+1), P4((2*i)+1), G4((2*i)), G5(i));

| end generate s9;
80
```

```
IΡ
     •
                                                                                                                                                                                                 Testbench_org.vhdl
                               adder.vhdl*
                                                                                                                           DUT.vhdl
                                                                                                                                                                                                                                                                                                                                                                        1
                 | 🖴 값 | 🏗 🕮 | 🖪 📭 👭 🖣 |
                                                                                                     0 🚡 🛜 267 📃
                            P5_i: andgate port map (P4((2*i)+1), P4((2*i)), P5(i)); end generate s10;
      82
                       ģs10 :
      83
84
                            G6_i: abcgate port map (G5(1), P5(1), G5(0), G6); P6_i : andgate port map (P5(1), P5(0), P6);
      86
87
      88
89
                                                             <= G1(0)
      90
91
92
93
94
95
96
97
98
99
                                                            abcgate port map (G1(2), P1(2), carry(2), carry(3)); <= G3(0);
                             carry_3:
carry(4)
                                                                                                                           (G1(4), P1(4), carry(4), (G2(2), P2(2), carry(4), (G1(6), P1(6), carry(6),
                             carry_5:
carry_6:
                                                             abcgate port map
                                                             abcgate port
                                                                                                           map
                             carry_7:
carry(8)
                                                             abcgate port <= G4(0);
                                                                                                                         (G1(8), P1(8), carry(8), carry(9));

) (G2(4), P2(4), carry(8), carry(10));

) (G1(10), P1(10), carry(10), carry(11));

) (G3(2), P3(2), carry(8), carry(12));

) (G1(12), P1(12), carry(12), carry(13));

) (G2(6), P2(6), carry(12), carry(14));

carry(14), carry(15));
                                                            abcgate port
                             carry_10:
carry_11:
                                                                abcgate port map
abcgate port map
                                                                abcgate
                             carry_12:
carry_13:
                                                                abcgate
abcgate
                                                                                             port
port
                                                                                                              map
   100
   101
                                                                                                              map
                             carry_14:
carry_15:
carry(16)
   102
103
                                                                 abcgate
                                                                                              port
                                                                abcgate
<= G5(0)
                                                                                              port
                                                                                                                              (G1(14),

(G1(16), P1(16), carry(10), (G2(8), P2(8), carry(16), (G1(18), P1(18), carry(16), (G1(18), Carry(16), (Carry(20), Carry(20), Carry(20
   104
                             carry_17:
carry_18:
   105
                                                                                             port
port
                                                                abcgate
                                                                                                                                                                                           carry(16),
   106
                                                                abcgate
                                                                                                               map
  107
108
                             carry_19:
carry_20:
                                                                 abcgate
                                                                                              port
                                                                                                               map
                                                                                                                                                                                                                                   carry(1
                                                                                                                               (G3(4), P3(4), (G1(20), P1(20) (G2(10), P2(10)
                                                                                                                map
                                                                abcgate
                                                                                              port
                             carry_21:
carry_22:
carry_23:
   109
                                                                 abcgate
                                                                                              port
  110
111
112
113
114
115
                                                                 abcdate
                                                                                             port
                                                                                                               map
                                                                                                                                                                                           carry(20)
                                                                                                                                                                                                                                    carry
                                                                 abcgate
                                                                                              port
                                                                                                                                                                                           carry(2
                                                                                                                                                                                                                                    carry
                             carry_24:
carry_25:
                                                                                                                               (G4(2)
(G1(24
                                                                abcgate
                                                                                              port
                                                                                                               map
                                                                                                                                                                                     carrv(1
                                                                 abcgate
                                                                                             port
                                                                                                                                                                                ), carry(
                                                                                                                                                                                                                                    carry(
                                                                                                               map
                             carry_26:
carry_27:
                                                                abcgate
                                                                                             port
                                                                                                               map
                                                                                                                                (G2 (
                                                                                                                                                                                           carry
                                                                                                                                                                                                                                    carry
                                                                abcdate
                                                                                                               map
                                                                                                                               (G1(26).
                                                                                                                                                                                    ), carry(26)
carry(24),
                                                                                                                                                                                                                                   carry
                                                                                                                                                 (24), P3(6), carry(24)
8), P1(28), carry(24), P2(14), carry(24)
   116
                              carry_28:
                                                                                              port
                                                                                                                                (G3 (
                           carry_29: abcgate
carry_30: abcgate
carry_31: abcgate
carry(32) <= G6;
  117
118
                                                                                             port
port
                                                                                                               map
                                                                                                                                (G1 (2
                                                                                                                                                                                                                                   carry
   119
                                                                                             port
   120
121
122
                           cout <= carrv(32):
                     | sum_0 : xorgate port map (P1(0), c, sum(0));
| s11 : for i in 31 downto 1 generate
| sum_i : xorgate port map (P1(i),carry(i), sum(i));
124
125
126
                            end generate s11;
127
                            end architecture:
128
```

c) Using the outputs of the tree above, write structural VHDL code for generating the bit wise sum and carry values. Test the final adder with a test bench which reads pairs of 16 bit words and a single bit input carry value from a file, applies these to the adder and compares the result with the expected 16 bit sum and 1 bit carry values stored in the same file. This test should be carried out for 10 randomly chosen input combinations. It should use assert statements to flag errors if there is a mismatch between the computed sum/carry and the stored sum/carry.

Sol: The Tracefile is as follows:

Firstly, I have given 64 bit input which is followed by 33 bit expected output and then at last i have mask all the bits as i want to compare all of them.

Here, I have given 10 randomly chosen input combinations and their respective sum along with their final carry.

Now, I will compare these stored sum/carry with the output computed sum/carry.

The code for DUT is given below:

The Testbench Code is as follows:

```
adder.vhdl 🗵 💠 DUT.vhdl 🗵 🌼 Testbench_org.vhdl 🗵
📳 | 👀 📅 | 🏥 🕮 | 🖪 🗗 🚹 | 0 🕒 | 😥 | 🚉 🗏
        library std;
use std.textio.all;
        library ieee;
use ieee.std_logic_1164.all;
      ⊟entity Testbench is
Lend entity;
⊟architecture Behave of Testbench is
8
9
10
11
12
13
14
15
           constant number_of_inputs : integer := 65; -- input bits
constant number_of_outputs : integer := 33; -- output bits
           16
17
18
19
20
21
22
24
25
27
28
29
31
33
33
34
35
37
           signal input_vector : std_logic_vector(number_of_inputs-1 downto 0);
signal output_vector : std_logic_vector(number_of_outputs-1 downto 0);
          function to_string(x: string) return string is
  variable ret_val: string(1 to x'length);
  alias lx: string (1 to x'length) is x;
begin
      þ
           begin
    ret_val := lx;
    return(ret_val);
end to_string;
           -000-0
39
40
```


```
4
                                        × •
                                                                                             adder.vhdl
                                                                    DUT.vhdl
平 | 66 (7 ) 章 章 | P P P | 0 ■ | 🛂 | 🏭 🗏
 40
                 else
    ret_val(I) := '0';
end if;
end loop;
return ret_val;
end to_std_logic_vector;
41
42
43
44
45
46
47
48
          function to_bit_vector(x: std_logic_vector) return bit_vector is
    alias lx: std_logic_vector(1 to x'length) is x;
    variable ret_val: bit_vector(1 to x'length);
          -
for I in 1 to x'length loop
  if(lx(I) = '1') then
    ret_val(I) := '1';
  else
                  begin
          日日上日
                               ret_val(I) := '0';
end if;
                  end loop;
return ret_val;
end to_bit_vector;
                process
                      variable err_flag : boolean := false;
File INFILE: text open read_mode is "TRACEFILE.txt";
FILE OUTFILE: text open write_mode is "outputs.txt";
                      variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
                      variable output_comp_var: std_logic_vector (number_of_outputs-1 downto 0);
constant ZZZZ : std_logic_vector(number_of_outputs-1 downto 0) := (others => '0');
                      variable INPUT_LINE: Line;
variable OUTPUT_LINE: Line;
variable LINE_COUNT: integer := 0;
```

```
adder.vhdl 🔟 👺
                                                         DUT.vhdl 🖾 💝 Testbench_org.vhdl* 🚨
 80
               begin
  while not endfile(INFILE) loop
    LINE_COUNT := LINE_COUNT + 1;
  82
83
 84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
                    readLine (INFILE, INPUT_LINE);
    read (INPUT_LINE, input_vector_var);
    read (INPUT_LINE, output_vector_var);
    read (INPUT_LINE, output_mask_var);
                             input_vector <= to_std_logic_vector(input_vector_var);</pre>
                     wait for 10 ns;
                    writeInne(OUTFILE, OUTFUT_LINE);
err_flag := true;
end if;
write(OUTFUT_LINE, to_bit_vector(input_vector));
write(OUTFUT_LINE, to_string(" "));
write(OUTFUT_LINE, to_bit_vector(output_vector));
writeline(OUTFILE, OUTFUT_LINE);
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
                   wait for 4 ns;
end loop;
                   assert (err_flag) report "SUCCESS, all tests passed." severity note;
assert (not err_flag) report "FAILURE, some tests failed." severity error;
                wait;
end process;
                dut_instance: DUT
    port map(input_vector => input_vector, output_vector => output_vector);
118
119
           Lend Behave;
```

So, when I perform RTL Simulation then it assert SUCCESS which means that there is no mismatch between the computed sum/carry and the stored sum/carry.

```
sim ×
Library ×
🖳 Transcript :
# Loading work.dut(dutwrap)
# Loading work.adder(trivial)
# Loading work.abcgate(trivial)
# Loading work.andgate(trivial)
# Loading work.xorgate(trivial)
# add wave *
# view structure
 .main pane.structure.interior.cs.body.struct
# view signals
 .main pane.objects.interior.cs.body.tree
# run -all
 ** Note: SUCCESS, all tests passed.
     Time: 140 ns Iteration: 0 Instance: /testbench
VSIM 2>
```

This is the respective input output waveform.



The Output File generated by Modelsim is shown below: