
# LAB: JK Flipflop


#### 1. HDL Code




## **Text Bench Code**

```
jk_ff_160_163.v × tb_jk_ff_160_163.v × Untitled 17*
       ? _ D Ľ X
   + ?
                      D:/Projects/HDL/JK-FF-160_163/JK-FF-160_163.srcs/sim_1/new/tb_jk_ff_160_163.v
esign Sources (1)
                      〕∴ jk_ff_160_163 (jk_ff_16
                      18
                              // Additional Comments:
                      19
                      20 🖨
mulation Sources (1)
⇒ sim_1 (1)
> • ... tb_jk_ff_160_163 (
                              module tb jk ff 160 163;
                      24 :
tility Sources
                      25
                                  reg clk;
                      26
                                  reg reset;
                      27
                                  reg j,k;
                      28
                      29
                                  wire q_160_163;
                      30
                                  wire q_bar_160_163;
                      31
                      32
                                  jk_ff_160_163 uut ( .clk(clk), .reset(reset), .j(j), .k(k),
                      33
                                                     .q_160_163(q_160_163), .q_bar_160_163(q_bar_160_163));
                      34
                      35 ፟
                                  initial begin
                      36 ;
                          0
                      37
                           0
                                  j = 1'b0;
                      38
                           0
                                  k = 1'b0;
                           0
                                  reset = 1;
                      39 :
                      40
                                  clk=1;
                      41
                           0
                           0
                      42
                                  #10
                           0
                                  reset=0;
                      43
                      44
                           0
                                  j=1'b1;
                      45
                                  k=1'b0;
                           0
                      46
                      47
                           0
                                  #100
                           0
                      48 :
                                  reset=0;
                           0
                      49
                                  j=1'b0;
                      50
                                  k=1'b1;
                           0
                      51
                           0
                      52 ;
                                  #100
                      53
54
                           0
                                  reset=0;
                           0
                                  j=1'b1;
hy
```

## **Schematic**



#### Simulation



## **UCF File**

```
× jk_ff_160_163.v
                           × tb_jk_ff_160_163.v × Schematic (2)
Schematic
                                                              × ucf.xdc
D:/Projects/HDL/JK-FF-160_163/JK-FF-160_163.srcs/constrs_1/new/ucf.xdc

★ | → | X | ■ | ■ | X | // |

   set_property CLOCK DEDICATED ROUTE FALSE [get_nets clk IBUF]
 2
 3 set property IOSTANDARD LVCMOS33 [get ports j]
 4 | set_property IOSTANDARD LVCMOS33 [get_ports k]
 5 set_property IOSTANDARD LVCMOS33 [get_ports clk]
 6 set_property IOSTANDARD LVCMOS33 [get_ports reset]
 7 | set_property IOSTANDARD LVCMOS33 [get_ports q_160_163]
 8 set_property IOSTANDARD LVCMOS33 [get_ports q bar 160 163]
 9 | set_property PACKAGE PIN V10 [get_ports j]
10 set property PACKAGE PIN Ull [get ports k]
11 | set_property PACKAGE PIN J15 [get_ports clk]
 12 set_property PACKAGE_PIN_U12 [get_ports reset]
13 set_property PACKAGE_PIN V11 [get_ports q 160 163]
14
   set_property PACKAGE_PIN V12 [get_ports q_bar_160_163]
15
```

## **Design Summary**

