LAB: T Flipflop

1. HDL Code

```
t_ff_160_163.v
                                     × tb_t_ff_160_163.v
         ? _ D 🖸 X
                        D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sources_1/new/t_ff_160_163.v
Design Sources (1)
                                              X
t_ff_160_163 (t_ff_160_
                        12
                                // Description:
Constraints (1)
                        13
                        14
                                // Dependencies:
constrs_1 (1)
                        15
   ucf.xdc (target)
                                // Revision:
                        16
Simulation Sources (1)
                        17
                                // Revision 0.01 - File Created
                                // Additional Comments:
                        18
sim_1 (1)
                        19
 > • ... tb_t_ff_160_163 (t
                                20 🖨
Utility Sources
                        21
                        22
                        23 🖯
                                module t_ff_160_163(
                        24
                                    input rst,
                        25
                                    input clk,
                        26
                                    input t,
                        27
                                    output reg Q_160_163,
                        28
                                    output reg Qb_160_163
                        29
                                    );
                        30
                        31 🖯 O
                                    always@(posedge clk or posedge rst)
                        32 🖯
                                    begin
                        33 🗇 🔘
                                    if (rst==1'b1) begin
                             0
                        34 !
                                       Q 160 163 <= 1'b0;
                                       Qb_160_163 <= 1'b1;
                        35 ;
                        36 🖨
                                    end
                        37 □ ○
                                    else if (t == 1'b0) begin
                        38
                             0
                                       Q 160 163 <= Q 160 163;
                             0
                        39 !
                                       Qb 160 163 <= Qb 160 163;
                        40 🖨
                                    end
                        41 🕏
                                    else begin
                        42 :
                             0
                                       Q 160 163 <= ~Q 160 163;
                        43 :
                             0
                                       Qb_160_163 <= ~Qb_160_163;
                        44 🖨
                                    end
                        45 🖨
                                    end
                        46
                        47 🖨
                                endmodule
                        48
             rchy
     Libraries
```

Text Bench Code

```
Sources
              ? _ 🗆 🖸 X
                             t_ff_160_163.v × tb_t_ff_160_163.v
Q 🛨 💠 🛨 🛽
                              D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sim_1/new/tb_t_ff_160_163.v

∨ □ Design Sources (1)

                                  ● ... t ff 160 163 (t ff 160
                              19
∨ □ Constraints (1)
                              20 🖨

∨ □ constrs_1 (1)

                              21
        ucf.xdc (target)
                                       module tb t ff 160 163;


∨ □ Simulation Sources (1)

                              24
                              25
                                           // Inputs


∨ □ sim_1 (1)

                              26
                                           reg T;
      > •  tb_t_ff_160_163 (t
                                           reg CLK;
> Dtility Sources
                              28
                                           reg RST;
                              29
                                           // Outputs
                              31
                                           wire Q__160_163;
                                           wire Qbar_160_163;
                              33
                              34
                                           // Instantiate the Unit Under Test (UUT)
                              35
                                           t ff 160 163 uut (
                              36
                                               .t(T),
                              37
                                               .clk(CLK),
                                               .rst(RST),
                              39
                                               .Q_160_163(Q__160_163),
                              40
                                               .Qb_160_163(Qbar_160_163)
                              41
                                           );
                              42
                              43 🖨
                                           initial begin
                              44
                                   0
                                              T = 0;
                              45
                                               CLK = 0;
                                   0
                                               RST = 1;
                              46
                              47 🖒
                              48
                              49
                                           always #1 CLK = ~CLK;
                                   0
                              50
                                           always #2 T = \simT;
                                           always #10 RST = 1'b0;
                              51
                                   0
                                   \bigcirc
                              52
                                           initial #100 $finish;
                              53
                              54 🖨
                                       endmodule
                              55
Hierarchy Libraries ▷ ≡
```

Schematic



Simulation



UCF File

```
t ff 160 163.v
             × tb_t_ff_160_163.v
                               × ucf.xdc
D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/constrs_1/new/ucf.xdc
Q
 1
   create_pblock pblock 1
 2
   add_cells_to_pblock [get_pblocks pblock 1] -top
   set property CLOCK DEDICATED ROUTE FALSE [get_nets clk IBUF]
 3
 4
   set_property IOSTANDARD LVCMOS33 [get_ports clk]
 5 | set_property IOSTANDARD LVCMOS33 [get_ports Q_160_163]
 6 set_property IOSTANDARD LVCMOS33 [get_ports Qb_160_163]
 7
   set_property IOSTANDARD LVCMOS33 [get_ports rst]
 8 set_property IOSTANDARD LVCMOS33 [get_ports t]
 9
   set property PACKAGE PIN J15 [get ports rst]
10 set_property PACKAGE_PIN V10 [get_ports clk]
11
   set_property PACKAGE PIN Ull [get_ports t]
12
   set_property PACKAGE_PIN V11 [get_ports Q_160_163]
13
    set_property PACKAGE PIN V12 [get_ports Qb 160 163]
14
```

Design Summary

