
LAB: SR Flipflop


1. HDL Code

```
sr_ff_160_163.v
                                      × tb_sr_ff_160_163.v
                                                          × Untitled 14
        ? _ D C X
                        D:/Projects/HDL/SR_FF_160_163/SR_FF_160_163.srcs/sources_1/new/sr_ff_160_163.v
esign Sources (1)
                                               sr_ff_160_163 (sr_ff_16
                        15
onstraints
                        16
                                 // Revision:
                       17
                                 // Revision 0.01 - File Created
mulation Sources (1)
                       18
                                 !// Additional Comments:
sim 1 (1)
                       19
> • ... tb_sr_ff_160_163 (
                       20 🖨
                       21
ility Sources
                       22
                                module sr_ff_160_163(s,r,clk,reset,q_160_163,q_bar_160_163);
                       23 ⊖
                       24
                       25
                                input s,r,clk,reset;
                       26
                       27
                                output q 160 163 ,q bar 160 163;
                       28
                       29
                                wire s,r,clk;
                                reg q_160_163,q_bar_160_163;
                        30
                       31
                       32 🖯 🔾 always @(posedge clk) begin
                       33
                       34 🖯 🔾 if (reset) begin
                             Q |q_160_163=1'b0;
                             q_bar_160_163=1'b1;
                       37 !
                       38 🖨
                                end else begin
                       39
                        40 □ ○ |case({s,r})
                             O {1'b0,1'b0}: begin q 160 163=q 160 163;q bar 160 163=q bar 160 163;
                             O {{1'b0,1'b1}: begin q 160 163=1'b0;q bar 160 163=1'b1; end
                             O {1'b1,1'b0}: begin q 160 163=1'b1;q bar 160 163=1'b0; end
                       43
                             O {{1'b1,1'b1}: begin q_160_163=1'bx; q_bar_160_163=1'bx; end
                       44 '
                                endcase
                       45 A
                       46
                       47 ⊝
                                end
                       48
                       49 🖨
                                end
                       50 🖨
                                endmodule
                       51
            4 ▶ ≡
    Libraries
                                 <
```


Text Bench Code



Schematic



Simulation



UCF File

```
× Schematic × sr_ff_160_163.v
                                             × tb_sr_ff_160_163.v × Schematic (2)
Project Summary
                                                                                 × ucf.xdc
D:/Projects/HDL/SR_FF_160_163/SR_FF_160_163.srcs/constrs_1/new/ucf.xdc
             | → | X | 🗐 | 🗈 | X | // | 🔢
   set_property CLOCK DEDICATED ROUTE FALSE [get_nets clk IBUF]
 3 set_property IOSTANDARD LVCMOS33 [get_ports r]
 4 | set_property IOSTANDARD LVCMOS33 [get_ports clk]
 5 set_property IOSTANDARD LVCMOS33 [get_ports s]
 6 | set_property IOSTANDARD LVCMOS33 [get_ports reset]
 7 | set_property IOSTANDARD LVCMOS33 [get_ports q_160_163]
 8 set_property IOSTANDARD LVCMOS33 [get_ports q bar 160 163]
 9 ; set_property PACKAGE_PIN U12 [get_ports r]
10 set_property PACKAGE_PIN Ull [get_ports s]
11 | set_property PACKAGE_PIN V10 [get_ports clk]
12 | set_property PACKAGE_PIN J15 [get_ports reset]
13 set_property PACKAGE PIN V11 [get_ports q 160 163]
    set_property PACKAGE_PIN V12 [get_ports q bar_160_163]
14
15
```

Design Summary

