Lab 9,10 - Nano Processor design Competition(2024) - Group 49

Group Members:

- → 220278E- Jayathunga W.M.J.S.
- → 220267U- Jayasooriya J.A.N.S.
- → 220282K- Jayawardhana W.S.S.
- → 220585R- Sathsara H.M.W.C.

Contents

- 1. Lab Task
- 2. Resource Utilization and Optimization
- 3. Components of Basic Design
 - 3.1. 4-bit Add/Subtract unit
 - 3.2. <u>3-bit adder</u>
 - 3.3. <u>3-bit Program Counter (PC)</u>
 - 3.4. 2-way 3-bit multiplexer
 - 3.5. 2-way 4-bit multiplexer
 - 3.6. <u>8-way 4-bit multiplexer</u>
 - 3.7. Register Bank
 - 3.8. Program ROM
 - 3.9. <u>Instruction Decoder</u>
 - 3.10. Slow Clock
 - 3.11. Seven segment Display
 - 3.12. <u>LUT Seven segment display</u>
 - 3.13. <u>Nanoprocessor</u>
- 4. Components of improved design

- 4.1. <u>Comparator</u>
- 4.2. Instruction decoder
- 4.3. Rom
- 4.4. <u>Nano processor (Improved)</u>
- 5. Conclusion
- 6. Contribution of each member

❖ Lab task

- Design a 4-bit processor capable of executing 4 instructions.
 - (01) MOVI R, d Move immediate value d to register R
 - (02) ADD Ra, Rb Add values in registers Ra and Rb and store
 - the result in Ra
 - (03) NEG R 2's complement of register R
 - (04) JZR R, d Jump if value in register R is 0

➤ To build this circuit, we develop following components first

- 4-bit Add/Subtract unit
- 3-bit adder
- 3-bit Program Counter (PC)
- 2-way 3-bit multiplexer
- 2-way 4-bit multiplexer
- 8-way 4-bit multiplexer
- Register Bank
- Program ROM
- Instruction Decoder
- ★ We use 3, 4, and 12-bit buses to connect components.

- ★ Build the necessary sub-components.
- ★ Test each component using simulation.
- ★ Build the top-level design and test using simulation.
- ★ Test on BASYS 3.
- ★ Verify the functionalities.

Resource Utilization and Optimization

• Resource utilization design information

```
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr 4 18:40:38 MDT 2018
| Date : Thu May 2 10:53:58 2024
| Host : DESKTOP-GCMJCBP running 64-bit major release (build 9200)
| Command : report_utilization -file AddSub_utilization_placed.rpt -pb AddSub_utilization_placed.pb
| Design : MICRO_PROCESSOR
| Device : 7a35tcpg236-1
| Design State : Fully Placed
Utilization Design Information
Table of Contents
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
Primitives
9. Black Boxes
10. Instantiated Netlists
```

1. Slice Logic

+	+	+-		+		+		+
Site Type	Used	İ			Available			Ī
Slice LUTs	61		0	•	20800	ı	0.29	i
LUT as Logic	61	ı	0	I	20800	ı	0.29	I
LUT as Memory	1 0	I	0	I	9600	I	0.00	I
Slice Registers	1 49	I	0	I	41600	I	0.12	I
Register as Flip Flop	1 49	I	0	I	41600	I	0.12	I
Register as Latch	1 0	I	0	I	41600	I	0.00	I
F7 Muxes	1 0	I	0	I	16300	I	0.00	1
F8 Muxes	1 0	I	0	I	8150	I	0.00	I
+	+	+-		+		+		+

1.1 Summary of Registers by Type

+		+	+	+	+
i	Total		_	Asynchronous	
+		+	+	+	۰
1	0	_	-	- 1	
1	0	_	I -	Set	
1	0		-	Reset	
1	0	_	Set	- 1	
1	0		Reset	- 1	
1	0	Yes	-	- 1	
1	0	Yes	-	Set	
1	0	Yes	-	Reset	
1	0	Yes	Set	- 1	
1	49	Yes	Reset	- 1	
+		+	+	++	۲

2.	Slice	Logic	Distribution
----	-------	-------	--------------

				4
Site Type	Used	Fixed	Available	Util%
+	+	-+	+	+
Slice	29		8150	0.36
SLICEL	26	1 0		I
SLICEM	3	1 0	I	1
LUT as Logic	61	1 0	20800	0.29
using 05 output only	1 0	1	I	I
using 06 output only	46	1	I	I
using 05 and 06	15	1	I	I
LUT as Memory	1 0	1 0	9600	0.00
LUT as Distributed RAM	1 0	1 0	I	I
LUT as Shift Register	1 0	1 0	I	I
LUT Flip Flop Pairs	15	1 0	20800	0.07
fully used LUT-FF pairs	3	1	I	I
LUT-FF pairs with one unused LUT output	4	1	I	I
LUT-FF pairs with one unused Flip Flop	12	1	I	I
Unique Control Sets	3	1	I	I

^{*} Note: Review the Control Sets Report for more information regarding control sets.

-----+

Memory

+	+		+-		+-		+-	+
Site Type								
Block RAM Tile					ì			0.00
RAMB36/FIFO*	I	0		0	ı	50	I	0.00
RAMB18	I	0	I	0	I	100	I	0.00
+	+		+-		+-		+-	+

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

Goto Contents

DSP

Site Type Used Fixed Available Uti		
+		
DSPs	00	l

5. IO and GT Specific

+	-+-		+-		+		+-		+
Site Type			I	Fixed	I	Available	ı	Util%	1
Bonded IOB	1	22	ī	22	1	106		20.75	1
IOB Master Pads	I	8	I		I		I		I
IOB Slave Pads	I	13	I		I		I		I
Bonded IPADs	I	0	I	0	I	10	I	0.00	I
Bonded OPADs	I	0	I	0	I	4	I	0.00	I
PHY_CONTROL	1	0	I	0	I	5	I	0.00	I
PHASER_REF	1	0	I	0	I	5	I	0.00	I
OUT_FIFO	1	0	I	0	I	20	ı	0.00	I
IN_FIFO	I	0	I	0	I	20	I	0.00	I
IDELAYCTRL	1	0	I	0	I	5	I	0.00	I
IBUFDS	1	0	I	0	I	104	I	0.00	I
GTPE2_CHANNEL	1	0	I	0	I	2	I	0.00	I
PHASER_OUT/PHASER_OUT_PHY	I	0	I	0	I	20	ı	0.00	I
PHASER_IN/PHASER_IN_PHY	1	0	I	0	I	20	I	0.00	I
IDELAYE2/IDELAYE2_FINEDELAY	1	0	I	0	I	250	I	0.00	I
IBUFDS_GTE2	1	0	I	0	Ī	2	I	0.00	I
ILOGIC	I	0	I	0	I	106	I	0.00	I
OLOGIC	I	0	I	0	I	106	I	0.00	I
+	-+-		+-		+		+-		-+

Goto Contents

6. Clocking

+-		+		٠.		+-		+		+
I	Site Type	I	Used	ı	Fixed	I	Available	I	Util%	I
	BUFGCTRL									
1	BUFIO	ı	0	ı	0	Ī	20	Ī	0.00	ĺ
ı	MMCME2_ADV	ı	0	ı	0	Ī	5	Ī	0.00	ı
1	PLLE2_ADV	ı	0	ı	0	Ī	5	Ī	0.00	ı
ı	BUFMRCE	ı	0	ı	0	Ī	10	Ī	0.00	ı
1	BUFHCE	ı	0	ı	0	Ī	72	Ī	0.00	ı
1	BUFR	ı	0	ı	0	Ī	20	Ī	0.00	ı
										ı

7. Specific Feature

+		+-		+-		+-		+	+
Site	Туре						Available		
+		+-		+-		+-		+	+
BSCAN	E2	I	0	l	0	I	4	I	0.00
CAPTU	REE2	I	0	ı	0	I	1	I	0.00
DNA_P	ORT	I	0	ı	0	I	1	I	0.00
EFUSE	USR	I	0	ı	0	I	1	I	0.00
FRAME	ECCE2	I	0	ı	0	I	1	I	0.00
ICAPE	2	I	0	ı	0	ı	2	I	0.00
PCIE_	2_1	I	0	ı	0	I	1	I	0.00
START	UPE2	I	0	ı	0	I	1	I	0.00
XADC		ı	0	ı	0	ı	1	I	0.00
+		+-		+-		+-		+	+

8. Primitives

+-		+-		+	+
İ	Ref Name	i			Functional Category
т.				7	
ı	FDRE	I	49	I	Flop & Latch
1	LUT6	I	31	I	LUT
1	OBUF	I	20	I	IO
ī	LUT4	ı	20	ı	LUT
ī	LUT5	ı	17	ı	LUT
ī	LUT3	ı	8	ı	LUT
1	CARRY4	Ī	8	I	CarryLogic
1	IBUF	Ī	2	I	IO
ī	BUFG	ı	1	ı	Clock
Δ.		1			

9. Black Boxes


```
+----+
| Ref Name | Used |
+-----
```

10. Instantiated Netlists

```
+----+
| Ref Name | Used |
+-----
```

• Resource utilization diagrams

Resource	Utilization	Available	Utilization %
LUT	61	20800	0.29
FF	49	41600	0.12
IO	22	106	20.75



- Strategies used to optimized resource consumption
 - ❖ Using multiplexers instead of buffers. While multiplexers can often reduce resource utilization by optimizing logic sharing, buffers are essential for signal integrity and driving signals across the FPGA.
 - ❖ In the 4-bit Add/Subtract unit we used 4 bit ripple carry adder because of its simplicity, low logic utilization, and minimal routing utilization. It's efficient and suitable for small adders when compared with carry lookahead adder which has unnecessary complexity and resource overhead for a small 4-bit adder.

Components of Basic Design


4-bit Add/Subtract unit

- ❖ This unit is capable of doing add and subtract operations. It is created using full address and half adders. Subtract operation is implemented using two's complement. It flip data value and add with other value.
- ❖ When subtract using for add AOS signal become 1,Then,

```
B_0<=B0 XOR AOS;
B_1<=B1 XOR AOS;
B_2<=B2 XOR AOS;
B_3<=B3 XOR AOS;
```

- If AOS =1, B values are change to its negation.
- Also AOS_EN use to off Zero, Over flow when component not working.

Elaborated design



VHDL code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity AddSub is
    Port ( A0 : in STD LOGIC;
           A1 : in STD LOGIC;
           A2 : in STD LOGIC;
           A3 : in STD LOGIC;
           B0 : in STD LOGIC;
           B1 : in STD LOGIC;
           B2 : in STD LOGIC;
           B3 : in STD LOGIC;
           --C in : in STD LOGIC;
           AOS: in STD LOGIC;
           AOS EN : in STD LOGIC;
           S0 : out STD LOGIC;
           S1 : out STD LOGIC;
           S2 : out STD LOGIC;
           S3 : out STD LOGIC;
           C Out : out STD LOGIC;
           Zero : out STD LOGIC;
           Over flow : out STD LOGIC);
end AddSub;
architecture Behavioral of AddSub is
component FA
port (
A: in std logic;
```

```
B: in std logic;
 C_in: in std_logic;
 S: out std logic;
 C out: out std logic);
 end component;
 SIGNAL FAO C, FA1 C, FA2 C, C : std logic;
 SIGNAL B 1,B 2,B 0,B 3:STD LOGIC;
 SIGNAL S 1, S 2, S 0, S 3:STD LOGIC;
begin
--AS \le AOS;
B 0 \le B0 XOR AOS;
B 1 \le B1 XOR AOS;
B 2 \le B2 XOR AOS;
B 3 \le B3 XOR AOS;
S0 \le S 0;
S1<=S 1;
S2 \le S 2;
S3<=S 3;
FA 0 : FA
port map (
A => A0,
 B \Rightarrow B 0,
 C in => AOS, -- Set to ground
 S => S_0,
 C \text{ Out } => FA0 C);
FA 1 : FA
  port map (
  A \Rightarrow A1
  B \Rightarrow B 1,
  C in => FA0 C,
  S \Rightarrow S 1,
  C Out => FA1 C);
  FA 2 : FA
```

Goto Contents

```
port map (
   A => A2
   B \Rightarrow B 2,
   C in => FA1 C,
   S \Rightarrow S 2,
   C \text{ Out } => FA2 C);
   FA 3 : FA
    port map (
    A \Rightarrow A3
    B \Rightarrow B 3,
    C in => FA2 C,
     S \Rightarrow S 3,
    C Out => C);
C out<=C;
Over flow<=((FA2 C XOR C) AND AOS EN);
Zero<=(Not( C OR S_0 OR S_1 OR S_2 OR S_3) AND AOS_EN);</pre>
end Behavioral;
```

AddSub_Tb.vhd

```
-- Company:
-- Engineer:
--
-- Create Date: 02/13/2024 06:24:58 PM
-- Design Name:
-- Module Name: TB_RCA_4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
```

```
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity AddSub TB is
-- Port ();
end AddSub TB;
architecture Behavioral of AddSub TB is
COMPONENT AddSub
PORT ( A0, A1, A2, A3, B0, B1, B2, B3, AOS, AOS EN : IN STD LOGIC;
      S0,S1,S2,S3,Over flow,C Out,Zero : OUT STD LOGIC);
END COMPONENT;
SIGNAL A0, A1, A2, A3, B0, B1, B2, B3, AOS, C Out, AOS EN : STD LOGIC;
SIGNAL Over flow, S0, S1, S2, S3, Zero : STD LOGIC;
begin
UUT : AddSub PORT MAP (
   A0 => A0
   A1 \Rightarrow A1
   A2 \Rightarrow A2
   A3 => A3
   AOS=>AOS,
   AOS EN=>AOS EN,
   B0 = > B0,
   B1 \Rightarrow B1
   B2 \Rightarrow B2
```


```
B3 => B3,
  -- C in =>C in,
   S0 => S0,
   S1 \Rightarrow S1
   S2 \Rightarrow S2
   S3 \Rightarrow S3
   C Out=>C Out,
   Zero=>Zero,
   Over flow => Over flow);
PROCESS
      BEGIN
      AOS EN<='1';
      AOS<='0';
        A0 <= '0';
        A1 <= '0';
        A2 <= '0';
         A3 <= '0';
         B0 <= '0';
         B1 <='0';
         B2<='0';
        B3<='0';
        -- C in <= '0';
         WAIT FOR 100 ns;
         AOS<='1';
         A0<='0';
         A1<='0';
         A2<='0';
         A3<='0';
         B0 <='0';
         B1 <='1';
         B2 <= '0';
         B3 <='1';
         WAIT FOR 100 ns;
            AOS<='1';
            A0<='1';
            A1<='1';
            A2<='1';
            A3<='1';
            B0 <='0';
```

Goto Contents

```
B1 <='1';
   B2 <='1';
   B3 <='0';
WAIT FOR 100 ns;
AOS<='0';
       A0<='1';
       A1<='0';
       A2<='1';
       A3<='0';
       B0 <='1';
       B1 <='1';
       B2 <= '0';
       B3 <='1';
WAIT FOR 100 ns;
AOS<='0';
       A0<='1';
       A1<='1';
       A2<='1';
       A3<='1';
       B0 <='1';
       B1 <='1';
       B2 <='1';
       B3 <='1';
WAIT FOR 100ns;
AOS<='0';
       A0<='1';
       A1<='1';
       A2<='1';
       A3<='1';
       B0 <='1';
       B1 <='1';
       B2 <='1';
       B3 <='0';
WAIT FOR 100 ns;
AOS<='0';
       A0<='0';
```

```
A1<='0';
                A2<='1';
                A3<='1';
                B0 <='1';
                B1 <='0';
                B2 <='1';
                B3 <='1';
        WAIT FOR 100 ns;
        AOS<='0';
                  A0<='1';
                  A1<='1';
                  A2<='0';
                  A3<='1';
                  B0 <='1';
                  B1 <='0';
                  B2 <='1';
                  B3 <='1';
         WAIT FOR 100 ns;
         AOS<='0';
                A0<='1';
                A1<='1';
                A2<='1';
                A3<='1';
                B0 <='1';
                B1 <='1';
                B2 <='1';
               B3 <='1';
        WAIT;
        END PROCESS;
end Behavioral;
```

Timing Diagram



Problems when creating 4bit adder and subtractor and solution for them


Problems	Solutions
Zore and Overflow Show unnecessary outputs when the component is not in use.	Add a buffer to output . "AOS_EN" signal controls Zero and Overflow flags .

3-bit adder

❖ 3-bit adder is a pivotal component designed to increment the Program Counter (PC). By adapting the 4-bit Ripple Carry Adder (RCA) from Lab 3, one can create a streamlined 3-bit version tailored for this purpose. The adder's function is to accurately adjust the PC, ensuring it points to the next instruction in ROM.

19 of 127 Goto <u>Contents</u>

Elaborated design



VHDL code

-- Company:
-- Engineer:
--- Create Date: 04/02/2024 02:16:38 PM
-- Design Name:
-- Module Name: Adder_3_bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--- Dependencies:
--- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:

20 of 127 Goto <u>Contents</u>


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Adder 3 bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           S : out STD LOGIC VECTOR (2 downto 0));
end Adder 3 bit;
architecture Behavioral of Adder 3 bit is
component FA
    port (
    A: in std logic;
    B: in std logic;
    C in: in std logic;
    S: out std logic;
    C out: out std logic);
end component;
SIGNAL FAO C, FA1 C, Carry: std logic;
begin
    FA 0 : FA
    port map (
        A \Rightarrow A(0),
        B => '1',
        C in => '0', -- Set to ground
        S \Rightarrow S(0)
        C \text{ Out } => FA0 C);
FA 1 : FA
    port map (
```

```
A => A(1),
B => '0',
C_in => FA0_C,
S => S(1),
C_Out => FA1_C);

FA_2 : FA
  port map (
    A => A(2),
    B => '0',
    C_in => FA1_C,
    S => S(2),
    C_Out => Carry);

end Behavioral;
```

Timing Diagram



3-Bit Adder test bench file

22 of 127 Goto <u>Contents</u>

```
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Adder 3 bit TB is
-- Port ();
end Adder 3 bit TB;
architecture Behavioral of Adder 3 bit TB is
component Adder 3 bit
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           S : out STD LOGIC VECTOR (2 downto 0));
end component;
signal A,S : STD_LOGIC_VECTOR (2 downto 0);
begin
UUT : Adder 3 bit
port map (
    A => A
    S \Rightarrow S);
process
begin
    A <= "000";
    wait for 100ns;
```

```
A <= "100";
wait for 100ns;

A <= "010";
wait for 100ns;


A <= "110";
wait for 100ns;
end process;

end Behavioral;</pre>
```

• 3-bit Program Counter (PC)

- Used to keep track of memory address of next instruction to be executed.
- ❖ Use 3 D flipflops with a common clock.
- ❖ All bits stored in the register at the same clock signal.
- ❖ The next instruction address coming from 2-way 3-bit Mux as a 3 bit Bus and it store in PC.
- ❖ For next clock signal PC output the next instruction address and it goes to Program ROM and 3-bit Adder
- ❖ When Reset button push, the PC goes to the start of the program.

Elaborated design



VHDL code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity PC is
    Port (X: in STD LOGIC VECTOR (2 downto 0);
           R : in STD LOGIC;
           Clk : in STD LOGIC;
           Y: out STD LOGIC VECTOR (2 downto 0));
end PC;
architecture Behavioral of PC is
component D FF
   port (
       D : in STD LOGIC;
       Res: in STD LOGIC;
       Clk: in STD LOGIC;
       Q : out STD LOGIC;
      Qbar : out STD LOGIC
       );
   end component;
begin
     D FFO : D FF
          port map (
          D \Rightarrow X(0)
          Res=> R,
          Clk => Clk,
```

```
Q => Y(0));

D_FF1 : D_FF
    port map (
    D => X(1),
    Res=> R,
    Clk => Clk,
    Q => Y(1));

D_FF2 : D_FF
    port map (
    D => X(2),
    Res=> R,
    Clk => Clk,
    Q => Y(2));
```


end Behavioral;

Program counter test bench file

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity PC SIM is
-- Port ();
end PC SIM;
architecture Behavioral of PC SIM is
component PC port(
     X : in STD LOGIC VECTOR (2 downto 0);
     R : in STD LOGIC;
     Clk : in STD LOGIC;
     Y: out STD LOGIC VECTOR (2 downto 0));
end component;
signal X,Y: STD LOGIC VECTOR (2 downto 0);
signal R, Clk : STD LOGIC;
begin
UUT : PC port map(
        X => X
        R \Rightarrow R
        Clk => Clk,
        Y => Y);
Clock : process
            begin
              clk <= '1';
              wait for 5ns;
              clk <= '0';
              wait for 5ns;
           end process;
        process
```

```
begin
    R <= '1';
    X <= "110";
    wait for 100ns;
    R <= '0';
    X <= "101";
    wait for 500ns;
    R <= '0';
    X <= "111";
    wait for 500ns;
    end process;</pre>
```

Timing Diagram



2-way 3-bit multiplexer

- ❖ Use 3, 2 to 1 multiplexers.
- ❖ If jump flag is set to 1, output the jumping register address Else

Output the next instruction address that come from 3-bit Adder.


29 of 127 Goto <u>Contents</u>

• Truth Table of 2 to 1 multiplexer

A(0)	A(1)	С	В
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

[♦] B <= ((NOT C) AND A(0)) OR (C AND A(1))

Elaborated design



VHDL code

```
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX 2 WAY 3 Bit is
    Port (X: in STD LOGIC VECTOR (2 downto 0);
           Y: in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           Z : out STD LOGIC VECTOR (2 downto 0));
end MUX 2 WAY 3 Bit;
architecture Behavioral of MUX 2 WAY 3 Bit is
component MUX 2 1
   port (
       A : in STD LOGIC VECTOR (1 downto 0);
       B : out STD LOGIC;
       C : in STD LOGIC);
   end component;
begin
MUX 2 1 0 : MUX 2 1
          port map (
          A(0) => X(0)
          A(1) = > Y(0),
          B = > Z(0),
          C \Rightarrow S);
MUX 2 1 1 : MUX 2 1
```

```
port map (
A(0) => X(1),
A(1) => Y(1),
B => Z(1),
C => S);
MUX_2_1_2 : MUX_2_1
port map (
A(0) => X(2),
A(1) => Y(2),
B => Z(2),
C => S);
end Behavioral;
```


Behavioral simulation source code for 2 - way 3 bit multiplexer

```
-- Company:
-- Engineer:
--
-- Create Date: 04/04/2024 01:59:29 PM
-- Design Name:
-- Module Name: MUX_2_WAY_3_SIM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- library IEEE;
use IEEE.STD LOGIC 1164.ALL;
```

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX 2 WAY 3 SIM is
-- Port ();
end MUX 2 WAY 3 SIM;
architecture Behavioral of MUX 2 WAY 3 SIM is
component MUX 2 WAY 3 Bit
port (
          X : in STD LOGIC VECTOR (2 downto 0);
          Y: in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           Z : out STD LOGIC VECTOR (2 downto 0)
);
end component;
signal X: STD LOGIC VECTOR (2 downto 0);
signal Y : STD LOGIC VECTOR (2 downto 0);
signal S : STD LOGIC;
signal Z : STD LOGIC VECTOR (2 downto 0);
begin
UUT: MUX 2 WAY 3 Bit
port map (
    X => X
    Z = > Z
    S \Rightarrow S
    Y => Y
);
process
begin
X <= "000";
Y <= "111";
S <= '1';
```

```
wait for 100ns;
X <= "010";
Y <= "110";
S<='0';
wait for 100ns;
X <= "010";
Y <= "111";
S <= '0';
wait for 100ns;
X \le "010";
Y <= "100";
S <= '0';
wait for 100ns;
X <= "000";
Y <= "111";
S <= '1';
wait for 100ns;
X <= "110";
Y <= "000";
S <= '1';
wait;
  end process;
end Behavioral;
```


Timing Diagram



• 2-way 4-bit multiplexer

- ❖ Use 4, 2 to 1 multiplexers.
- ❖ If Load Selector is set to 1, get the immediate value from Instruction Decoder.
 - Else get the out put value of 4-bit Add/Sub Unit as a input.
- ❖ Store the output of 2-way 4-bit multiplexer in a Register.

Elaborated design



VHDL code

Goto Contents

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 02:34:13 PM
-- Design Name:
-- Module Name: MUX 2 WAY 4 BIT - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX 2 WAY 4 BIT is
    Port (X: in STD LOGIC VECTOR (3 downto 0);
           Y : in STD LOGIC_VECTOR (3 downto 0);
           Z : out STD LOGIC VECTOR (3 downto 0);
           S : in STD LOGIC);
end MUX 2 WAY 4 BIT;
```

```
architecture Behavioral of MUX 2 WAY 4 BIT is
component MUX 2 1
   port (
        A : in STD LOGIC VECTOR (1 downto 0);
        B : out STD LOGIC;
        C : in STD LOGIC);
   end component;
begin
 MUX 2 1 0 : MUX 2 1
           port map (
           A(0) => X(0),
           A(1) = > Y(0),
           B = > Z(0),
           C \Rightarrow S);
 MUX 2 1 1 : MUX 2 1
             port map (
              A(0) => X(1),
              A(1) = > Y(1),
              B = > Z(1),
              C \Rightarrow S);
 MUX 2 1 2 : MUX 2 1
                port map (
                A(0) => X(2),
                A(1) => Y(2),
                B = > Z(2),
                C \Rightarrow S);
MUX 2 1 3 : MUX 2 1
              port map (
              A(0) => X(3),
              A(1) => Y(3),
              B = > Z(3),
              C \Rightarrow S);
end Behavioral;
```


Behavioral simulation source code for 2 - way 4 bit multiplexer

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 02:40:55 PM
-- Design Name:
-- Module Name: MUX 2 WAY 4 BIT SIM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX 2 WAY 4 BIT SIM is
-- Port ();
end MUX 2 WAY 4 BIT SIM;
architecture Behavioral of MUX 2 WAY 4 BIT SIM is
component MUX 2 WAY 4 BIT
```

```
port (
          X : in STD LOGIC VECTOR (3 downto 0);
          Y : in STD_LOGIC_VECTOR (3 downto 0);
           S : in STD LOGIC;
           Z : out STD LOGIC VECTOR (3 downto 0)
);
end component;
signal X : STD LOGIC VECTOR (3 downto 0);
signal Y: STD LOGIC VECTOR (3 downto 0);
signal S : STD LOGIC;
signal Z : STD LOGIC VECTOR (3 downto 0);
begin
UUT: MUX_2_WAY_4_BIT
port map(
    X => X
    Z => Z
    S \Rightarrow S
    Y => Y
);
process
begin
X <= "0000";
Y <= "1110";
S <= '1';
wait for 100ns;
X <= "0101";
Y <= "1101";
S<='0';
wait for 100ns;
X <= "0001";
Y <= "1110";
S <= '1';
wait for 100ns;
X <= "0101";
Y <= "1101";
S<='0';
wait for 100ns;
X <= "0101";
Y <= "1111";
S <= '0';
```

```
wait for 100ns;
X <= "0101";
Y <= "1001";
S <= '0';
wait for 100ns;
X <= "0000";
Y <= "1110";
S <= '1';
wait for 100ns;
X <= "1101";
Y <= "0001";
S <= '1';
wait;
end process;</pre>
```


Timing Diagram



• 8-way 4-bit multiplexer

- ❖ This component has been made by using 4 8 to 1 multiplexer.
- ❖ Selectors select the same wire of every 4MUXs.
- ❖ Each of these MUX enable is always set to 1.

Elaborated design



VHDL code

-- Company:

-- Engineer:

--

-- Create Date: 04/02/2024 02:46:44 PM

```
-- Design Name:
-- Module Name: Mux 8 way 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Mux 8 way 4 is
    Port (A: in STD LOGIC VECTOR (3 downto 0); -- register 0 out
           B : in STD LOGIC VECTOR (3 downto 0); -- register1 out
           C : in STD LOGIC VECTOR (3 downto 0); -- register2 out
           D : in STD LOGIC VECTOR (3 downto 0); -- register 3 out
           E : in STD LOGIC VECTOR (3 downto 0); -- register4 out
           F : in STD LOGIC VECTOR (3 downto 0); -- register5 out
           G: in STD LOGIC VECTOR (3 downto 0); -- register6 out
           H: in STD LOGIC VECTOR (3 downto 0); -- register 7 out
           S : in STD LOGIC VECTOR (2 downto 0); -- selector
           Y: out STD LOGIC VECTOR (3 downto 0));
end Mux 8 way 4;
```

```
architecture Behavioral of Mux 8 way 4 is
component Mux 8 to 1 is
    Port (S: in STD LOGIC VECTOR (2 downto 0);
            D : in STD LOGIC_VECTOR (7 downto 0);
            EN : in STD LOGIC;
            Y1 : out STD LOGIC);
end component;
begin
MUX8 0: Mux 8 to 1
PORT MAP (
EN=>'1',
S=>S,
D(0) => A(0),
D(1) = > B(0),
D(2) = > C(0),
D(3) = > D(0),
D(4) = > E(0),
D(5) = > F(0),
D(6) = > G(0),
D(7) => H(0),
Y1 = > Y(0);
MUX8 1: Mux 8 to 1
PORT MAP (
EN=>'1',
S=>S,
D(0) => A(1),
D(1) = > B(1),
D(2) = > C(1),
D(3) = > D(1),
D(4) = > E(1),
D(5) = > F(1),
D(6) = > G(1),
D(7) => H(1),
Y1 = > Y(1);
MUX8 2: Mux 8 to 1
PORT MAP (
EN=>'1',
S=>S,
```

```
D(0) => A(2),
D(1) = > B(2),
D(2) = > C(2),
D(3) = > D(2),
D(4) = > E(2),
D(5) = > F(2),
D(6) = > G(2),
D(7) => H(2),
Y1 = > Y(2);
MUX8_3: Mux_8_to_1
PORT MAP (
EN=>'1',
S=>S,
D(0) = > A(3),
D(1) = > B(3),
D(2) = > C(3),
D(3) = > D(3),
D(4) = > E(3),
D(5) = > F(3),
D(6) = > G(3),
D(7) = > H(3),
Y1 = > Y(3);
end Behavioral;
```

8 way 4 bit Multiplexer test bench file


```
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX8 WAY 4 SIM is
-- Port ( );
end MUX8 WAY 4 SIM;
architecture Behavioral of MUX8 WAY 4 SIM is
COMPONENT Mux 8 way 4 is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B: in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC VECTOR (3 downto 0);
           D: in STD LOGIC VECTOR (3 downto 0);
           E: in STD LOGIC VECTOR (3 downto 0);
           F : in STD LOGIC VECTOR (3 downto 0);
           G : in STD LOGIC VECTOR (3 downto 0);
           H: in STD LOGIC VECTOR (3 downto 0);
           S: in STD LOGIC VECTOR (2 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end COMPONENT;
SIGNAL A,B,C,D,E,F,G,H,Y : STD LOGIC VECTOR(3 downto 0);
```

```
SIGNAL S: STD LOGIC VECTOR(2 downto 0);
begin
UUT:Mux 8 way 4
port map(
A=>A
B=>B,
C = > C
D=>D,
E=>E,
F=>F
G=>G
H=>H
S=>S,
Y => Y
);
process begin
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="000";
WAIT FOR 100NS;
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="001";
WAIT FOR 100NS;
A<="1100";
B<="1010";
<="0000";
```

```
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="010";
WAIT FOR 100NS;
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="011";
WAIT FOR 100NS;
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="100";
WAIT FOR 100NS;
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="101";
WAIT FOR 100NS;
```

```
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
<="110";
WAIT FOR 100NS;
A<="1100";
B<="1010";
<="0000";
D<="0001";
E<="0010";
F<="0100";
G<="1000";
H<="1111";
S<="111";
WAIT FOR 100NS;
WAIT;
end process;
end Behavioral;
```


Timing Diagra



Register Bank

- It has 2 components
 - 4-bit Register
 - o 3 to 8 decoder
- Register
 - One register has 4 D flip flops
 - The Initial value of the register is set to 0.
 - When the register is enabled, Data can be written.
 - Although it is enabled, if it has current value before enabling it remains there until reset or overwrite register.
 - There are 8 registers in register bank.
 - Register0 cannot overwrite. Its value is always 0.
 - Content of Register 7 can be display by using Seven segment.

Elaborated design of Register



VHDL code of Re

-- Company:

-- Engineer:

-- Create Date: 04/04/2024 02:46:58 PM

-- Design Name:

-- Module Name: Register - Behavioral

-- Project Name:

-- Target Devices:

-- Tool Versions:

-- Description:

-- Dependencies:

-- Revision:

```
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg D FF is
    Port ( D : in STD LOGIC vector(3 downto 0);
           clk : in STD LOGIC;
           Reset:in std logic;
           EN:in std logic;
           Q : out STD LOGIC vector(3 downto 0);
          Qbar : out STD LOGIC vector(3 downto 0)
          );
end Reg D FF;
architecture Behavioral of Reg D FF is
component D FF is
    Port ( D : in STD LOGIC;
           Res : in STD LOGIC;
           Clk: in STD LOGIC;
           Q : out STD LOGIC;
           Qbar : out STD LOGIC
           );
end component;
signal D0, D1, D2, D3, Q0, Q1, Q2, Q3: STD LOGIC;
```

```
begin
FF0:D_FF
port map(
D=>D0,
Clk=>Clk,
Res=>Reset,
Q = > Q0,
Qbar=>Qbar(0)
);
FF1:D_FF
port map(
D=>D1,
Clk=>Clk,
Res=>Reset,
Q = > Q1,
Qbar=>Qbar(0)
);
FF2:D FF
port map(
D=>D2,
Clk=>Clk,
Res=>Reset,
Q = > Q2,
Qbar=>Qbar(0)
);
FF3:D_FF
port map(
D=>D3,
Clk=>Clk,
Res=>Reset,
Q = > Q3,
Qbar=>Qbar(3)
);
Q(0) \le Q0;
Q(1) \le Q1;
Q(2) \le Q2;
Q(3) \le Q3;
```

```
D0<=(D(0) AND EN) Or (not EN AND Q0);

D1<=(D(1) AND EN) Or (not EN AND Q1);

D2<=(D(2) AND EN) Or (not EN AND Q2);

D3<=(D(3) AND EN) Or (not EN AND Q3);

end Behavioral;
```

3 to 8 Decoder

 The decoder enables the register which data should be written.

3-to-8 Decoder VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 02/18/2024 09:52:41 AM
-- Design Name:
-- Module Name: Decoder 3 to 8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
```

```
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder_3_to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
            Y: out STD LOGIC VECTOR (7 downto 0);
            EN : in STD LOGIC);
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
component Decoder 2 to 4
port (
I: in STD LOGIC VECTOR;
EN: in STD LOGIC;
Y: out STD LOGIC VECTOR );
end component;
signal IO, I1 : STD LOGIC VECTOR (1 downto 0);
signal Y0, Y1 : STD LOGIC VECTOR (3 downto 0);
signal en0, en1, I2 : STD LOGIC;
begin
Decoder 2 to 4 0 : Decoder 2 to 4
port map (
I \Rightarrow I0,
EN => en0,
Y \Rightarrow Y0;
Decoder_2_to_4_1 : Decoder_2_to_4
port map (
I \Rightarrow I1,
EN => en1,
Y \Rightarrow Y1);
en0 \leq NOT(I(2)) AND EN;
en1 \leftarrow I(2) AND EN;
I0 \leq I(1 \text{ downto } 0);
I1 \leq I(1 \text{ downto } 0);
I2 <= I(2);
Y(3 \text{ downto } 0) \le Y0;
```

```
Y(7 downto 4) <= Y1;
end Behavioral;</pre>
```

Register bank Test bench file

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 04:40:00 PM
-- Design Name:
-- Module Name: Register Bank Sim - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```


```
entity Register Bank Sim is
-- Port ();
end Register Bank Sim;
architecture Behavioral of Register Bank Sim is
component REGISTER BANK
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           CLK : in STD LOGIC;
           Reset:in std logic;
           M : in STD LOGIC VECTOR (2 downto 0);
           R0 : out STD LOGIC VECTOR (3 downto 0);
           R1 : out STD LOGIC VECTOR (3 downto 0);
           R2: out STD LOGIC VECTOR (3 downto 0);
           R3: out STD LOGIC VECTOR (3 downto 0);
           R4: out STD LOGIC VECTOR (3 downto 0);
           R5 : out STD LOGIC VECTOR (3 downto 0);
           R6: out STD LOGIC VECTOR (3 downto 0);
           R7 : out STD LOGIC VECTOR (3 downto 0));
end component;
SIGNAL D: STD LOGIC VECTOR (3 DOWNTO 0);
SIGNAL M: STD LOGIC VECTOR(2 DOWNTO 0);
SIGNAL CLK:STD LOGIC:='1';
SIGNAL RESET: STD LOGIC;
SIGNAL R0,R1,R2,R3,R4,R5,R6,R7 : STD_LOGIC_VECTOR (3 downto 0);
begin
UUT: REGISTER BANK
port map (
D=> D,
CLK=>CLK,
RESET=>RESET,
M=>M
R0 => R0,
R1 => R1,
R2 = > R2
R3 = > R3,
R4 = > R4
R5 = > R5
R6 = > R6
R7 = > R7);
PROCESS BEGIN
```

```
wait for 50ns;
clk<=not clk;</pre>
END PROCESS;
process begin
--wait for 100ns;
RESET<='1';</pre>
D<="0001";
Reset<='0';</pre>
M \le "000";
wait for 100ns;
RESET<='0';
D<="0001";
Reset<='0';</pre>
M<="000";
wait for 100ns;
D<="0011";
Reset<='0';</pre>
m<="001";
wait for 100ns;
D<="0111";
Reset<='0';</pre>
m<="010";
wait for 100ns;
D<="1111";
Reset<='0';</pre>
m<="011";
wait for 100ns;
D<="1101";
Reset<='0';</pre>
M \le "100";
wait for 100ns;
D<="0111";
Reset<='0';</pre>
M<="101";
```

```
wait for 100ns;
D<="0101";
Reset<='1';
M<="110";


wait for 100ns;
D<="1001";
Reset<='0';
M<="111";
end process;
end Behavioral;</pre>
```

Timing Diagram



Elaborated design of Register Bank

Goto <u>Contents</u>



Register Bank VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 01:48:18 PM
-- Design Name:
-- Module Name: REGISTER BANK - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity REGISTER BANK is
    Port (D: in STD LOGIC VECTOR (3 downto 0); -- Data in
           CLK : in STD LOGIC;
           Reset:in std logic;
           M : in STD LOGIC VECTOR (2 downto 0); -- 2 way 3 bit
Mux out
```


```
R0 : out STD LOGIC VECTOR (3 downto 0); --Register0
out
           R1 : out STD LOGIC VECTOR (3 downto 0); -- register1
out
           R2 : out STD LOGIC VECTOR (3 downto 0); -- register2
out
           R3 : out STD LOGIC VECTOR (3 downto 0); -- register3
out
           R4: out STD LOGIC VECTOR (3 downto 0); -- register4
out
           R5 : out STD LOGIC VECTOR (3 downto 0); -- register5
out
           R6 : out STD LOGIC VECTOR (3 downto 0); -- register6
out
           R7 : out STD LOGIC VECTOR (3 downto 0)); -- register7
out
end REGISTER BANK;
architecture Behavioral of REGISTER BANK is
component Reg D FF is
    Port ( D : in STD LOGIC vector(3 downto 0);
           clk : in STD LOGIC;
           EN:in std logic;
           Reset:in std logic;
           Q : out STD LOGIC vector(3 downto 0);
           Qbar : out STD LOGIC vector(3 downto 0)
           );
end component;
component Decoder_3_to_8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y: out STD LOGIC VECTOR (7 downto 0));
end component;
--signal F:std logic vector(3 downto 0);
SIGNAL ENO, EN1, EN2, EN3, EN4, EN5, EN6, EN7: STD LOGIC;
begin
F \le D;
```

```
REG0: Reg D FF
port map(
D=>"0000",
EN = > EN0,
Clk=>CLK,
Reset=>Reset,
Q = > R0
);
REG1: Reg D FF
port map(
D=>D,
EN = > EN1,
Clk=>CLK,
Reset=>Reset,
Q=>R1
);
REG2: Reg D FF
port map(
D=>D,
EN = > EN2,
Clk=>CLK,
Reset=>Reset,
Q = > R2
);
REG3: Reg_D_FF
port map(
D=>D,
EN = > EN3,
Clk=>CLK,
Reset=>Reset,
Q = > R3
);
REG4: Reg_D_FF
port map(
D=>D,
EN = > EN4,
Clk=>CLK,
```

```
Reset=>Reset,
Q = > R4
);
REG5: Reg D FF
port map(
D=>D,
EN = > EN5,
Clk=>CLK,
Reset=>Reset,
Q = > R5
);
REG6: Reg_D_FF
port map(
D=>D,
EN = > EN6,
Clk=>CLK,
Reset=>Reset,
Q=>R6
);
REG7: Reg_D_FF
port map(
D=>D,
EN = > EN7,
Clk=>CLK,
Reset=>Reset,
Q = > R7
);
DECODER:Decoder_3_to_8
PORT MAP (
I = > M
EN=>'1',
Y(0) = \ge EN0,
Y(1) = >EN1,
Y(2) = > EN2,
Y(3) = >EN3,
Y(4) = > EN4,
Y(5) = > EN5,
Y(6) = > EN6,
```

```
Y(7) =>EN7);
end Behavioral;
```

Timing Diagram



Problems when creating Register bank and solution for them

Problem Occurred	Solution
After writing to a register,	Added logic if register was not
when again	enabled it can store furthermore the
writing another register the data of	previous value until reset or
previously written registers erased	overwritten.
and became 0.	

Program ROM

- * ROM stores all instructions in its memory.
- **❖** The main instructions are,

- ➤ Move a value to a register
- ➤ Add the values of two registers
- ➤ Get negation of number containing in a register
- ➤ Jump


• Assembly Program and Machine code representation

Machine Code Representation	Assembly Program		
101110000001	MOVE 1 TO REG 7		
100010000010	MOV 2 TO REG 1		
001110010000	ADD REG 7 VALUE AND REG 1 VALUE		
011110000000	NEGATION OF REG 7		
101110000011	MOV 3 TO REG 7		
010010000000	NEGATE REG 1 VALUE		
001110010000	ADD REG 7 VALUE AND REG 1 VALUE		
11000000100	JUMP TO LINE 4 IF REG 0 VALUE IS 0		

• Look Up Table for Program ROM

Line No. of Assembly Code	ROM 0	ROM 1	ROM 2	ROM 3	ROM 4	ROM 5	ROM 6	ROM 7	ROM 8	ROM 9	ROM 10	ROM 11
0	1	0	1	1	1	0	0	0	0	0	0	1
1	1	0	0	0	1	0	0	0	0	0	1	0
2	0	0	1	1	1	0	0	1	0	0	0	0
3	0	1	1	1	1	0	0	0	0	0	0	0
4	1	0	1	1	1	0	0	0	0	0	1	1
5	0	1	0	0	1	0	0	0	0	0	0	0
6	0	0	1	1	1	0	0	1	0	0	0	0
7	1	1	0	0	0	0	0	0	0	1	0	0


Elaborated design



VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 01:43:38 PM
-- Design Name:
-- Module Name: ROM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric_std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ROM is
    Port (address: in STD LOGIC VECTOR (2 downto 0);
           I : out STD_LOGIC_VECTOR (11 downto 0));
end ROM;
```

```
architecture Behavioral of ROM is
     type rom type is array (0 to 7) of std logic vector(11 downto
     0);
     signal rom : rom type := (
      "101110000001", -- MOVE 1 TO REG 7
      "100010000010", --MOVE 2 TO REG 1
      "001110010000",--ADD REG 7 VALUE AND REG 1 VALUE
      "011110000000", -- NEGATION OF REG 7
      "101110000011", -- MOVE 3 TO REG 7
      "010010000000",-- NEGATE REG 1 VALUE
      "001110010000",--ADD REG 7 VALUE AND REG 1 VALUE
      "110000000100"--JUMP TO LINE 4 IF REG 0 VALUE IS 0
     );
     begin
     I <= rom(to integer(unsigned(address)));</pre>
     end Behavioral;
     Timing Diagram
"101110000001", -- MOVE 1 TO REG 7
"100010000010",--MOVE 2 TO REG 1
"001110010000",--ADD REG 7 VALUE AND REG 1 VALUE
"011110000000",--NEGATION OF REG 7
"101110000011", -- MOVE 3 TO REG 7
"010010000000",-- NEGATE REG 1 VALUE
"001110010000",--ADD REG 7 VALUE AND REG 1 VALUE
"110000000100"--JUMP TO LINE 4 IF REG 0 VALUE IS 0
```



Instruction Decoder

❖ Instruction decoder is the main control unite of the processer. It decodes the instruction which is given by Rom and send control and data signals to relevant components.

• Main instructions,

Instruction	Description	Format (12-bit instruction)			
MOVI R, d Move immediate value d to register R, i.e., $R \in [0, 7], d \in [0, 15]$		d 10RRR000dddd			
ADD Ra, Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra ← Ra + Rb Ra, Rb ∈ [0, 7]	0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0			
NEG R	2's complement of registers R, i.e., R ← – R R ∈ [0, 7]	01RRR000000			
JZR R, d	Jump if value in register R is 0, i.e., If R == 0 PC \leftarrow d; Else PC \leftarrow PC + 1; R \in [0, 7], $d \in$ [0, 7]	11RRR0000ddd			


- ❖ According to above instructions it send data and control signals.
 - Ports
 - I => Rom instruction. (12 bit instruction line).
 - RE=> Register enable (choose enable register to store data).
 - D => Immediate value.(last 4-bit of instruction).

- RS_1 and RS_2=> Register select 1 and 2(Choose the register which give values to operations these signals are connected to 8 way 4-bit MUX).
- AOS => Select Add or Subtract.
- AOSE=>Enable Add/Sub unite.
- Ch_FJ=>To execute jump instruction we have to check a register whether it is 0. This input line to get that register value.
- JF=> Jump flag.
- Ad_TJ => give number of the line what should jump.
- Truth Tables

I(11) I(10)	LS	AOS	AOSE
0 0	0	0	1
0 1	0	1	1
1 0	1	0	0
1 1	0	0	0

- LS<=I(11) AND NOT I(10);
- AOS<=NOT I(11) AND I(10);
- AOSE<=NOT I(11);
- If Ch_FJ =0000, I(11) = 1 and I(10) =1,
 Then JF =1;
- JF<=NOT(Ch_FJ(0) OR Ch_FJ(1) OR Ch_FJ(2) OR Ch_FJ(3)) AND I(11) AND I(10);

Elaborated design



VHDL code

-- Company:

-- Engineer:

__

-- Create Date: 04/04/2024 04:34:22 PM

-- Design Name:

-- Module Name: Inst Decoder - Behavioral

-- Project Name:

-- Target Devices:

-- Tool Versions:

-- Description:

-- Dependencies:

```
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Inst Decoder is
    Port ( I : in STD LOGIC VECTOR (11 downto 0); -- instruction
         RE: out STD LOGIC VECTOR (2 downto 0); -- register
enable
         LS : out STD LOGIC; --load select
         D : out STD LOGIC VECTOR (3 downto 0); -- immediate value
         RS 1 : out STD LOGIC VECTOR (2 downto 0); -- register
select 1
         RS 2 : out STD LOGIC VECTOR (2 downto 0); -- register
select 2
         AOS, AOSE : out STD LOGIC; -- add or substerct change
         Ch FJ : in STD LOGIC VECTOR (3 downto 0); -- register
check for jump
         JF : out STD LOGIC; -- jump flag
         Ad TJ : out STD LOGIC VECTOR (2 downto 0)); -- address to
jump
end Inst Decoder;
architecture Behavioral of Inst Decoder is
SIGNAL J F: STD LOGIC;
```

```
begin

J_F<=NOT(Ch_FJ(0) OR Ch_FJ(1) OR Ch_FJ(2) OR Ch_FJ(3)) AND I(11)
AND I(10);
JF<=J_F;
RS_1<=I(9 DOWNTO 7);
RS_2<=I(6 DOWNTO 4);
D<=I(3 DOWNTO 0);
RE<=I(9 DOWNTO 7);

Ad_TJ(2)<=J_F AND I(2);
Ad_TJ(1)<=J_F AND I(1);
Ad_TJ(0)<=J_F AND I(0);

LS<=I(11) AND NOT I(10);
AOS<=NOT I(11) AND I(10);
end Behavioral;</pre>
```

Instruction Decoder Test bench

```
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity InsDeco TB is
-- Port ();
end InsDeco TB;
architecture Behavioral of InsDeco TB is
COMPONENT Inst Decoder
         I : in STD LOGIC VECTOR (11 downto 0); -- instruction
RE: out STD LOGIC VECTOR (2 downto 0); -- register enable
        LS : out STD LOGIC; --load select
D : out STD LOGIC VECTOR (3 downto 0); -- immediate value
RS 1 : out STD LOGIC VECTOR (2 downto 0); -- register select 1
RS 2 : out STD LOGIC VECTOR (2 downto 0); -- register select 2
AOS, AOSE : out STD LOGIC; -- add or substerct change
Ch FJ: in STD LOGIC VECTOR (3 downto 0); -- register check for
jump
JF : out STD LOGIC; -- jump flag
Ad TJ : out STD LOGIC VECTOR (2 downto 0)); -- address to jump
END COMPONENT;
SIGNAL I:STD LOGIC VECTOR (11 downto 0);
SIGNAL D, Ch FJ:STD LOGIC VECTOR (3 downto 0);
SIGNAL RE,RS 1,RS 2,Ad TJ:STD LOGIC VECTOR (2 downto 0);
SIGNAL LS, AOS, JF, AOSE: STD LOGIC;
```

```
begin
UUT:Inst_Decoder
PORT MAP
(
I = > I,
RE = > RE,
LS = > LS,
D=>D,
RS 1=>RS 1,
RS 2=>RS 2,
AOS => AOS,
AOSE=>AOSE,
Ch FJ=>Ch FJ,
JF => JF,
Ad TJ=>Ad TJ
);
PROCESS BEGIN
I<="00110000000";</pre>
Ch FJ<="0000";
WAIT FOR 100 ns;
I<="011010000000";</pre>
WAIT FOR 100 ns;
I<="101110000000";</pre>
WAIT FOR 100 ns;
I<="000001101010";</pre>
WAIT FOR 100 ns;
I<="110001110000";</pre>
WAIT FOR 100 ns;
END PROCESS;
end Behavioral;
```

Goto Contents

Timing Diagram

											1,000.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
> 😽 l[11:0]	300	300	680	ъ80	06a	c70	300	680	ь80	06a	c70
> W D[3:0]	0		0		a	X)		a	0
> W Ch:0]	0)				
> W RE[2:0]	6	6	5	7		0	6	5	7	*)
> ₩ RS_1:0	6	6	5	7		0	6	5	7	*	,
> ₩ RS_2:0	0		0		6	7		0		6	7
> W Ad:0]	0)				
¹⊌ LS	0										
¹⊌ AOS	0										
¼ JF	0										
¹⊌ AOSE	1										

Slow Clock

```
VHDL code
-- Company:
-- Engineer:
-- Create Date: 03/05/2024 02:58:12 PM
-- Design Name:
-- Module Name: Slow Clk - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
```

```
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow Clk is
signal count:integer:=1;
signal Clk status :std logic:='0';
begin
process (Clk in) begin
if (rising edge (Clk in)) then
        count <= count +1;
        if(count=1) then
            Clk status<= not Clk status;</pre>
            Clk out<= Clk status;</pre>
            count<=1;
        end if;
 end if;
 end process;
end Behavioral;
```

Seven segment Display

VHDL code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Seven Seg is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
          -- Clk : in STD LOGIC;
           S LED: out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           anode:out STD LOGIC VECTOR (3 downto 0)
end Seven Seg;
architecture Behavioral of Seven Seg is
component LUT 16 7
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end component;
signal S 0 : STD LOGIC VECTOR (3 downto 0);
begin
S 0 \le A;
LUT 16 7 0 : LUT 16 7
   port map (
```

• LUT - Seven segment display

VHDL code


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity LUT 16 7 is
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end LUT 16 7;
architecture Behavioral of LUT 16 7 is
type rom type is array (0 to 15) of std logic vector(6 downto
signal sevenSegment ROM : rom type := (
"1000000", -- 0
"1111001",
"0100100",
"0110000",
"0011001",
"0010010",
"0000010",
```

```
"1111000",
"0000000",
"0010000",
"0001000", -- a
"0000011",
"1000110",
"0100001",
"0000110",
"0000110" -- f
);


begin
data <= sevenSegment_ROM(to_integer(unsigned(address)));
end Behavioral;
```

Nanoprocessor

Elaborated design



Schematic Design



VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 04/16/2024 08:54:15 PM
-- Design Name:
-- Module Name: M P - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity M P is
    Port ( Clk : in STD LOGIC;
           Res : in STD LOGIC;
           Op_Led : out STD_LOGIC_VECTOR (3 downto 0);
           Over Flow: out STD LOGIC;
```

```
Zero : out STD LOGIC;
           anode:out STD LOGIC VECTOR (3 downto 0);
           Sev 7Seg :out STD LOGIC VECTOR (6 downto 0));
end M P;
architecture Behavioral of M P is
component REGISTER BANK
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           CLK : in STD LOGIC;
           Reset:in std logic;
           M : in STD LOGIC VECTOR (2 downto 0);
           R0 : out STD LOGIC VECTOR (3 downto 0);
           R1 : out STD LOGIC VECTOR (3 downto 0);
           R2: out STD LOGIC VECTOR (3 downto 0);
           R3 : out STD LOGIC VECTOR (3 downto 0);
           R4: out STD LOGIC VECTOR (3 downto 0);
           R5: out STD LOGIC VECTOR (3 downto 0);
           R6: out STD LOGIC VECTOR (3 downto 0);
           R7 : out STD LOGIC VECTOR (3 downto 0));
end component;
COMPONENT AddSub
Port ( A0 : in STD LOGIC;
           A1 : in STD LOGIC;
           A2 : in STD LOGIC;
           A3 : in STD LOGIC;
           B0 : in STD LOGIC;
           B1 : in STD LOGIC;
           B2 : in STD LOGIC;
           B3 : in STD LOGIC;
          -- C in : in STD LOGIC;
           AOS, AOS EN : in STD LOGIC;
           S0 : out STD LOGIC;
           S1 : out STD LOGIC;
           S2 : out STD LOGIC;
           S3 : out STD LOGIC;
           C Out : out STD LOGIC;
           Zero : out STD LOGIC;
```

```
Over flow: out STD LOGIC);
END COMPONENT;
COMPONENT MUX 2 WAY 4 BIT
 Port (X: in STD LOGIC VECTOR (3 downto 0);
          Y: in STD LOGIC VECTOR (3 downto 0);
          Z : out STD LOGIC VECTOR (3 downto 0);
          S : in STD LOGIC);
END COMPONENT;
COMPONENT Mux 8 way 4
 Port ( A : in STD LOGIC VECTOR (3 downto 0);
          B: in STD LOGIC VECTOR (3 downto 0);
          C: in STD LOGIC VECTOR (3 downto 0);
          D: in STD LOGIC VECTOR (3 downto 0);
          E: in STD LOGIC VECTOR (3 downto 0);
          F : in STD LOGIC VECTOR (3 downto 0);
          G : in STD LOGIC VECTOR (3 downto 0);
          H: in STD LOGIC VECTOR (3 downto 0);
          S : in STD LOGIC VECTOR (2 downto 0);
          Y: out STD LOGIC VECTOR (3 downto 0));
END COMPONENT;
COMPONENT ROM
 Port (address: in STD LOGIC VECTOR (2 downto 0);
          I : out STD LOGIC VECTOR (11 downto 0));
END COMPONENT;
COMPONENT Adder 3 bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           S : out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
COMPONENT MUX 2 WAY 3 Bit is
    Port (X: in STD LOGIC VECTOR (2 downto 0);
           Y: in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
```

```
Z : out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
COMPONENT PC is
    Port (X: in STD LOGIC VECTOR (2 downto 0);
           R : in STD LOGIC;
           Clk : in STD LOGIC;
           Y: out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
COMPONENT Seven Seg is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
          -- Clk : in STD LOGIC;
           S LED: out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           anode:out STD LOGIC VECTOR (3 downto 0)
end COMPONENT;
COMPONENT Inst Decoder is
    Port ( I : in STD LOGIC VECTOR (11 downto 0); -- instruction
         RE: out STD LOGIC VECTOR (2 downto 0); -- register
enable
         LS : out STD LOGIC; --load select
         D : out STD LOGIC VECTOR (3 downto 0); -- immediate value
         RS 1 : out STD LOGIC VECTOR (2 downto 0); -- register
select 1
         RS 2 : out STD LOGIC VECTOR (2 downto 0); -- register
select 2
         AOS, AOSE : out STD LOGIC; -- add or substerct change
         Ch FJ : in STD LOGIC VECTOR (3 downto 0); -- register
check for jump
         JF : out STD LOGIC; -- jump flag
         Ad TJ : out STD LOGIC VECTOR (2 downto 0)); -- address to
jump
end COMPONENT;
COMPONENT Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end COMPONENT;
```

```
SIGNAL I, ROM OUT: STD LOGIC VECTOR (11 downto 0);
SIGNAL
RE, RegSel 1, RegSel 2, RS 2, Address To Jump, PC OUT, A, Adder 3 OUT, a
ddress, A Jump, A out, Z out: STD LOGIC VECTOR (2 downto 0);
SIGNAL
LS, Add Or Sub, Jump Flag, Reset, R, RegSel, Clk out, Load Select, Jump
F, AOS EN: STD LOGIC;
SIGNAL
ID OUT, Ch FJ, X, S LED, way8 4bit Mux1 out, way8 4bit Mux2 out, bit 4
out, Data in, Data out, Adder OUT: STD LOGIC VECTOR (3 downto 0);
Signal
Mux out, R0 OUT, R1 OUT, R2 OUT, R3 OUT, R4 OUT, R5 OUT, R6 OUT, R7 OUT
: STD LOGIC VECTOR (3 downto 0);
Signal Reg enable, register select : STD LOGIC VECTOR (2 downto
--SIGNAL S 7Seg, Sev 7Seg:STD LOGIC VECTOR (6 downto 0);
begin
Instruction Decoder: Inst Decoder
port map (
    I=>ROM OUT,
    RE=>Reg enable,
    LS=>Load Select,
    AOSE=>AOS EN,
    D=>ID OUT,
    RS 1 = > \text{RegSel } 1,
    RS 2=>RegSel 2,
    AOS=>Add Or Sub,
    Ch FJ=>way8 4bit Mux1 out,
    JF=>Jump Flag,
    Ad TJ=>Address To Jump
);
Reg bank: REGISTER BANK
port map(
            D =>Data out,
            CLK => Clk out,
            Reset=>Res,
            M = > Reg enable,
            R0 \Rightarrow R0 \text{ OUT,}
            R1 => R1 OUT
```

```
R2 \Rightarrow R2 OUT,
            R3 => R3 OUT,
            R4 => R4 OUT,
            R5 => R5 OUT,
            R6 => R6 OUT,
            R7 => R7 OUT);
Program Counter: PC
PORT MAP (
   X=>Z out,
   R = > Res,
   Clk=>Clk out,
   Y=>PC OUT
);
BIT 3 Adder: Adder 3 bit
PORT MAP
(
    A=>PC OUT,
    S=>Adder 3 OUT
);
Seven_Segment:Seven_Seg
port map(
A => R7 OUT,
anode=>anode,
S_{LED} => S_{LED}
S 7Seg => Sev 7Seg
);
-- Sev 7Seg<=S 7Seg;</pre>
Mux8_way_4bit_1 : Mux_8_way_4
  port map(
               A \Rightarrow R0 OUT,
               B =>R1 OUT,
               C => R2 OUT,
               D => R3 OUT,
               E => R4 OUT,
               F => R5 OUT,
               G => R6_OUT,
```

```
H => R7 OUT,
              S => RegSel 1,
              Y =>way8 4bit Mux1 out
  Mux8_way_4bit_2 : Mux_8_way_4
   port map(
               A \Rightarrow R0 OUT,
               B => R1 OUT
               C => R2 OUT
               D => R3 OUT,
               E => R4 OUT,
               F => R5 OUT,
               G => R6 OUT,
               H => R7 OUT,
               S =>RegSel_2,
               Y =>way8 4bit Mux2 out
   );
ROM 1:ROM
  PORT MAP (
    address=>PC_OUT,
    I=>ROM OUT
  );
 Slow Clock: Slow Clk
 port map (
      Clk in=>Clk,
      Clk out=>Clk out
 );
 MUX 2 4 : MUX 2 WAY 4 BIT
 port map (
    X => Adder OUT,
    Y => ID OUT,
    S => Load Select,
    Z => Data out);
adder subs :AddSub
      port map (
                  A0 =>way8 4bit Mux2 out(0),
                  A1 =>way8 4bit Mux2 out(1),
```

```
A2 => way8  4bit Mux2  out(2),
                   A3 =>way8 4bit Mux2 out(3),
                   B0 =>way8 4bit Mux1 out(0),
                   B1 = > way8  4bit Mux1  out (1),
                   B2 => way8  4bit Mux1  out (2),
                   B3 => way8  4bit Mux1  out (3),
                  -- C in=> '0',
                   AOS EN=>AOS_EN,
                   AOS =>Add Or Sub,
                   S0 => Adder OUT(0),
                   S1 = Adder OUT(1),
                   S2 = Adder OUT(2),
                   S3 = > Adder OUT(3),
                   --C Out => out STD LOGIC;
                   Zero =>Zero,
                   Over flow => Over Flow
      );
MUX 2 3 Bit : MUX 2 WAY 3 Bit
           port map(
                   X \Rightarrow Adder 3 OUT,
                   Y=>Address To Jump,
                   S => Jump Flag,
                   Z \Rightarrow Z \text{ out)};
 Op Led<= S LED;
end Behavioral;
```

Nano Processor Test bench file

```
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity M P TB is
-- Port ( );
end M P TB;
architecture Behavioral of M P TB is
COMPONENT M P
Port ( Clk : in STD LOGIC;
           Res : in STD LOGIC;
           Op Led: out STD LOGIC VECTOR (3 downto 0);
           Over Flow : out STD LOGIC;
           Zero : out STD LOGIC;
            Sev 7Seg :out STD LOGIC VECTOR (6 downto 0));
END COMPONENT;
SIGNAL Clk, Res, Over Flow, Zero: STD LOGIC;
SIGNAL Op Led: STD LOGIC VECTOR (3 downto 0);
```


```
signal Sev 7Seg : STD LOGIC VECTOR (6 downto 0);
begin
UUT:M P
port map (
Clk=>Clk,
Res=>Res,
Op Led=>Op Led,
Over Flow=>Over Flow,
Zero=>Zero,
Sev_7Seg=>Sev_7Seg
);
PROCESS BEGIN
Clk<='0';
WAIT FOR 10ns;
Clk<='1';
WAIT FOR 10ns;
END PROCESS;
PROCESS BEGIN
Res<='1';
WAIT FOR 100ns;
Res<='0';
WAIT FOR 100ns;
END PROCESS;
end Behavioral;
```

Constrains file

```
set property PACKAGE PIN W5 [get ports {Clk}]
     set property IOSTANDARD LVCMOS33 [get ports {Clk}]
     create clock -add -name sys clk pin -period 10.00 -waveform
{0 5} [get ports {Clk}]
set property PACKAGE PIN U16 [get ports {Op Led[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[0]}]
set property PACKAGE PIN E19 [get ports {Op Led[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[1]}]
set property PACKAGE PIN U19 [get ports {Op Led[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[2]}]
set property PACKAGE PIN V19 [get ports {Op Led[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[3]}]
set property PACKAGE PIN P1 [get ports {Over Flow}]
     set property IOSTANDARD LVCMOS33 [get ports {Over Flow}]
set property PACKAGE PIN L1 [get ports {Zero}]
     set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN W7 [get ports {Sev 7Seg[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[0]}]
set property PACKAGE PIN W6 [get ports {Sev 7Seg[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[1]}]
set property PACKAGE PIN U8 [get ports {Sev 7Seg[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[2]}]
set property PACKAGE PIN V8 [get ports {Sev 7Seg[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[3]}]
set property PACKAGE PIN U5 [get ports {Sev 7Seg[4]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[4]}]
set property PACKAGE PIN V5 [get ports {Sev 7Seg[5]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[5]}]
set property PACKAGE PIN U7 [get ports {Sev 7Seg[6]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[6]}]
set property PACKAGE PIN U2 [get ports {anode[0]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {anode[0]}]
set_property PACKAGE_PIN U4 [get_ports {anode[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {anode[1]}]
set_property PACKAGE_PIN V4 [get_ports {anode[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {anode[2]}]
set_property PACKAGE_PIN W4 [get_ports {anode[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {anode[3]}]
set_property PACKAGE_PIN U18 [get_ports Res]
    set_property IOSTANDARD LVCMOS33 [get_ports Res]
```

Timing Diagram



Components of improved design

- ❖ We add new component comparator.
- ❖ We added the Subtract Instruction.
- For this purpose we update
 - Instruction decoder
 - Rom
 - Micro processor


Comparator

❖ The 4-bit comparator is comparing two 4-bit binary numbers, A and B. Its purpose is to determine if the inputs are equal (equal output) and

which input is greater (max_A and max_B outputs). Using XOR gates and logical operations, the comparator efficiently evaluates bit-by-bit relationships between A and B, offering valuable insights into their relative magnitudes and equality.

- ❖ When building the comparator, we initially had to construct a comparator as part of the adder-subtractor circuit. However, in this case, while comparing two values in the register, there is an addition operation in the adder-subtractor circuit. After we built a new component named 'comparator', also when the compare signal is enabled, the first value (A) in the register is also enabled.
- ❖ Therefore, we had to ensure that this was disabled when comparing two values.

Elaborated design



VHDL code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity comparator is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B: in STD LOGIC VECTOR (3 downto 0);
           equal : out STD LOGIC;
           max A : out STD LOGIC;
           max B : out STD LOGIC);
end comparator;
architecture Behavioral of comparator is
signal X0, X1, X2, X3 : std logic;
begin
X0 \le NOT(A(0) XOR B(0));
X1 \le NOT(A(1) XOR B(1));
X2 \le NOT(A(2) XOR B(2));
X3 \le NOT(A(3) XOR B(3));
Equal <= X0 AND X1 AND X2 AND X3;
Max A \le (A(3) AND NOT B(3)) OR (X3 AND A(2) AND NOT B(2)) OR (X3)
AND X2 AND A(1) AND NOT B(1)) OR (X3 AND X2 AND X1 AND A(0) AND
NOT B(0);
Max B \le (NOT A(3) AND B(3)) OR (X3 AND NOT A(2) AND B(2)) OR (X3)
AND X2 AND NOT A(1) AND B(1)) OR (X3 AND X2 AND X1 AND NOT A(0)
AND B(0);
end Behavioral;
```

Timing Diagram

											1,000.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
> W A[3:0]	6	6	а	· ·	5	1	6	a	c c	5	1
> W B[3:0]	6	6	5	3	8	3	6	5	3	8	3
🌡 equal	1					3					
l₀ max_A	0					3					
le max_B	0										

Comparator Test bench file

```
-- Company:
-- Engineer:
-- Create Date: 04/23/2024 11:23:25 AM
-- Design Name:
-- Module Name: comparator TB - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity comparator TB is
-- Port ( );
end comparator TB;
architecture Behavioral of comparator TB is
COMPONENT comparator
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B: in STD LOGIC VECTOR (3 downto 0);
           equal : out STD LOGIC;
           max A : out STD LOGIC;
           max B : out STD LOGIC);
end COMPONENT;
signal A,B : std logic vector(3 downto 0);
signal equal, max A, max B :std logic;
begin
UUT : comparator port map(
    A => A
    B \Rightarrow B
    equal => equal,
    max A => max A,
    \max B => \max B);
process
begin
    A <= "0110";
    B <= "0110";
    wait for 100ns;
    A <= "1010";
    B <= "0101";
    wait for 100ns;
    A <= "1100";
```

```
B <= "0011";
wait for 100ns;

A <= "0101";
B <= "1000";
wait for 100ns;

A <= "0001";
B <= "0011";
wait for 100ns;

end process;
end Behavioral</pre>
```

• Instruction decoder

- As a improvement we added some extra instructions (subtract and compare).
- So we added an extra bit to rom instructions. According to that Instruction decoder is changed.

• Main instructions,

Instruction	Description	Format
ADD Ra ,Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra Ra + Rb	0 0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0
NEG R	2's complement of registers R, i.e., R – R	001RRR0000000
MOVI R, d	Move immediate value <i>d</i> to register R, i.e., <i>R d</i>	0 1 0 R R R 0 0 0 d d d d

JZR R, d	Jump if value in register R is 0, i.e.,	011RRR0000ddd			
	If R == 0				
	PC d;				
	Else PC PC + 1;				
	· ·	4 0 0 D - D - D - D - D - D - 0 0 0 0			
SUB Rb - Ra	Subtract values in registers Ra and Rb and store the result in Ra, i.e.,	1 0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0			
	Ra Rb - Ra				
COMP Ra ,Rb	Compare Ra value and Rb value	1 1 0 Ra Ra Ra Rb Rb Rb 0 0 0 0			

• Truth Table

I(12) I(11) I(10)	LS	AOS	AOS_EN	CM_EN
000	0	0	1	1
001	0	1	1	1
010	1	0	0	1
011	0	0	0	1
100	0	0	1	1
101	0	0	Х	1
110	0	0	1	0
111	0	0	Х	1

- LS<=I(11) AND NOT I(10) AND NOT I(12);
- AOS<=(NOT I(12) AND NOT I(11) AND I(10)) OR (I(12) AND NOT I(11) AND not I(10));
- AOS_EN<=NOT I(11);
 - When compare instruction executing CM_EN is set to 0.
- CM_EN<=NOT I(12) OR NOT I(11) OR I(10);

• Then we set the RE value to 0 to avoid store unnecessary values to registers.

VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 04:34:22 PM
-- Design Name:
-- Module Name: Inst Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity INS DEC is
    Port ( I : in STD LOGIC VECTOR (12 downto 0); -- instruction
```

```
RE: out STD LOGIC VECTOR (2 downto 0); -- register
enable
         LS : out STD LOGIC; --load select
          D : out STD LOGIC VECTOR (3 downto 0); -- immediate value
         RS 1 : out STD LOGIC VECTOR (2 downto 0); -- register
select 1
         RS 2 : out STD LOGIC VECTOR (2 downto 0); -- register
select 2
         AOS, AOS EN, CM EN: out STD LOGIC; -- add or substerct
change
         Ch FJ : in STD LOGIC VECTOR (3 downto 0); -- register
check for jump
         JF : out STD LOGIC; -- jump flag
         Ad TJ : out STD LOGIC VECTOR (2 downto 0)); -- address to
jump
end INS DEC;
architecture Behavioral of INS DEC is
SIGNAL J F, C EN: STD LOGIC;
begin
J F \le NOT(Ch FJ(0) OR Ch FJ(1) OR Ch FJ(2) OR Ch FJ(3)) AND I(11)
AND I (10);
JF \le J F;
RS 1 \le 1 (9 DOWNTO 7);
RS 2 \le I(6 DOWNTO 4);
D \le I(3 DOWNTO 0);
--RE \le (9 DOWNTO 7);
RE(2) \le I(9) AND C EN;
RE(1) \le I(8) AND C EN;
RE(0) \le I(7) AND C EN;
Ad TJ(2) \le J F AND I(2);
Ad TJ(1) \le J F AND I(1);
Ad TJ(0) \le J F AND I(0);
LS \le I(11) AND NOT I(10) AND NOT I(12);
```

```
AOS<=(NOT I(12) AND NOT I(11) AND I(10)) OR ( I(12) AND NOT I(11) AND not I(10));

AOS_EN<=NOT I(11);

C_EN<=NOT I(12) OR NOT I(11) OR I(10);

CM_EN<=C_EN;

end Behavioral;
```

Timing Diagram



- Rom
 - Assembly Program and Machine code representation

Machine Code Representation	Assembly Program
0101110000001	MOV 1 TO REG 7
0100010000010	MOV 2 TO REG 1
0001110010000	ADD REG 7 VALUE AND REG 6 VALUE
0011110000000	GET NEG OF REG 7 VALUE

0101110000001	MOV 1 TO REG 7
1001110010000	SUB REG 7 VALUE FROM REG 1 VALUE
110111001000	COMPARE VALUES OF REG7 AND REG 1
011000000100	JUMP TO 5TH INSTRUCTION

• Look Up Table for Program ROM


Line No. of Assembly Code	ROM 0	ROM 1	RO M2	RO M3	RO M4	RO M5	RO M6	RO M7	RO M8	ROM 9	RO M10	ROM 11	ROM 12
0	0	1	0	1	1	1	0	0	0	0	0	0	1
1	0	1	0	0	0	1	0	0	0	0	0	1	0
2	0	0	0	1	1	1	0	0	1	0	0	0	0
3	0	0	1	1	1	1	0	0	0	0	0	0	0
4	0	1	0	1	1	1	0	0	0	0	0	0	1
5	1	0	0	1	1	1	0	0	1	0	0	0	0
6	1	1	0	1	1	1	0	0	1	0	0	0	0
7	0	1	1	0	0	0	0	0	0	0	1	0	0

VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 04/04/2024 01:43:38 PM
-- Design Name:
-- Module Name: ROM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ROM12 is
    Port (address: in STD LOGIC VECTOR (2 downto 0);
           I : out STD_LOGIC_VECTOR (12 downto 0));
end ROM12;
```


```
architecture Behavioral of ROM12 is
type rom type is array (0 to 7) of std logic vector(12 downto
0);
signal rom : rom type := (
"0101110000001", --move 1 to reg7
"0100010000010", --move 2 to reg1
"0001110010000",--reg7<--reg7+reg1
"0011110000000", -- negation of value in reg7
"0101110000001", --move 1 to reg7
"1001110010000",--sub reg 7 value from reg 1 value
"1101110010000",--COMPARE REG 7 VALUE AND REG 1 VALUE
"0110000000100"--jump to 5th instruction
);
begin
I <= rom(to integer(unsigned(address)));</pre>
end Behavioral;
```

Timing Diagram




Nano processor (Improved)

Elaborated design



109 of 127

Goto Contents



VHDL code

```
-- Company:
-- Engineer:
-- Create Date: 04/16/2024 08:54:15 PM
-- Design Name:
-- Module Name: M P - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MICRO PROCESSOR is
    Port ( Clk : in STD LOGIC;
           Res : in STD LOGIC;
           Op_Led : out STD_LOGIC_VECTOR (3 downto 0);
           equal : out STD_LOGIC;
```

```
max A : out STD LOGIC;
           max B : out STD LOGIC;
           Over Flow : out STD LOGIC;
           Zero : out STD LOGIC;
           anode:out STD LOGIC VECTOR (3 downto 0);
           Sev 7Seg :out STD LOGIC VECTOR (6 downto 0));
end MICRO PROCESSOR;
architecture Behavioral of MICRO PROCESSOR is
component REGISTER BANK
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           CLK : in STD LOGIC;
           Reset:in std logic;
           M : in STD LOGIC VECTOR (2 downto 0);
           R0 : out STD LOGIC VECTOR (3 downto 0);
           R1 : out STD LOGIC VECTOR (3 downto 0);
           R2 : out STD LOGIC VECTOR (3 downto 0);
           R3: out STD LOGIC VECTOR (3 downto 0);
           R4: out STD LOGIC VECTOR (3 downto 0);
           R5 : out STD LOGIC VECTOR (3 downto 0);
           R6: out STD LOGIC VECTOR (3 downto 0);
           R7 : out STD LOGIC VECTOR (3 downto 0));
end component;
COMPONENT AddSub
Port ( A0 : in STD LOGIC;
           A1 : in STD LOGIC;
           A2 : in STD LOGIC;
           A3 : in STD LOGIC;
           B0 : in STD LOGIC;
           B1 : in STD LOGIC;
           B2 : in STD LOGIC;
           B3 : in STD LOGIC;
           --C in : in STD LOGIC;
           AOS, AOS EN : in STD LOGIC;
           S0 : out STD LOGIC;
           S1 : out STD LOGIC;
           S2 : out STD LOGIC;
```

```
S3 : out STD LOGIC;
           C Out : out STD LOGIC;
           Zero : out STD LOGIC;
           Over flow : out STD LOGIC);
END COMPONENT;
COMPONENT MUX 2 WAY 4 BIT
 Port (X: in STD LOGIC VECTOR (3 downto 0);
          Y: in STD LOGIC VECTOR (3 downto 0);
          Z : out STD LOGIC VECTOR (3 downto 0);
          S : in STD LOGIC);
END COMPONENT;
COMPONENT Mux 8 way 4
 Port ( A : in STD LOGIC VECTOR (3 downto 0);
          B: in STD LOGIC VECTOR (3 downto 0);
          C : in STD LOGIC VECTOR (3 downto 0);
          D: in STD LOGIC VECTOR (3 downto 0);
          E: in STD LOGIC VECTOR (3 downto 0);
          F : in STD LOGIC VECTOR (3 downto 0);
          G : in STD LOGIC VECTOR (3 downto 0);
          H : in STD LOGIC VECTOR (3 downto 0);
          S : in STD LOGIC VECTOR (2 downto 0);
          Y: out STD LOGIC VECTOR (3 downto 0));
END COMPONENT;
COMPONENT ROM12
 Port (address: in STD LOGIC VECTOR (2 downto 0);
          I : out STD LOGIC VECTOR (12 downto 0));
END COMPONENT;
COMPONENT Adder 3 bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           S : out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
```

```
COMPONENT MUX 2 WAY 3 Bit is
    Port ( X : in STD LOGIC VECTOR (2 downto 0);
           Y : in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           Z : out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
COMPONENT PC is
    Port (X: in STD LOGIC VECTOR (2 downto 0);
           R : in STD LOGIC;
           Clk: in STD LOGIC;
           Y: out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
COMPONENT Seven Seg is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
          -- Clk : in STD LOGIC;
           S LED: out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           anode:out STD LOGIC VECTOR (3 downto 0)
          );
end COMPONENT;
COMPONENT INS DEC is
    Port ( I : in STD_LOGIC_VECTOR (12 downto 0); -- instruction
         RE: out STD LOGIC VECTOR (2 downto 0); -- register
enable
         LS : out STD LOGIC; --load select
         D : out STD LOGIC VECTOR (3 downto 0); -- immediate value
         RS 1 : out STD LOGIC VECTOR (2 downto 0); -- register
select 1
         RS 2 : out STD LOGIC VECTOR (2 downto 0); -- register
select 2
         AOS, AOS EN, CM EN: out STD LOGIC; -- add or substerct
change
         Ch FJ : in STD LOGIC VECTOR (3 downto 0); -- register
check for jump
         JF : out STD LOGIC; -- jump flag
         Ad TJ : out STD LOGIC VECTOR (2 downto 0)); -- address to
jump
```

```
end COMPONENT;
COMPONENT comparator is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B: in STD LOGIC VECTOR (3 downto 0);
           equal : out STD LOGIC;
           max A : out STD LOGIC;
           max B : out STD LOGIC);
end COMPONENT;
COMPONENT Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end COMPONENT;
SIGNAL I, ROM OUT: STD LOGIC VECTOR (12 downto 0);
SIGNAL
RE, RegSel 1, RegSel 2, RS 2, Address To Jump, PC OUT, A, Adder 3 OUT, a
ddress, A Jump, A out, Z out: STD LOGIC VECTOR (2 downto 0);
SIGNAL
LS, Add Or Sub, Jump Flag, Reset, R, RegSel, Clk out, Load Select, Jump
F, AOS EN, MAXA, MAXB, EQL, C EN: STD LOGIC;
SIGNAL
ID OUT, Ch FJ, X, S LED, way8 4bit Mux1 out, way8 4bit Mux2 out, bit 4
out, Data in, Data out, Adder OUT: STD LOGIC VECTOR (3 downto 0);
Signal
Mux out, R0 OUT, R1 OUT, R2 OUT, R3 OUT, R4 OUT, R5 OUT, R6 OUT, R7 OUT
: STD LOGIC VECTOR (3 downto 0);
Signal Reg enable, register select : STD LOGIC VECTOR (2 downto
0);
--SIGNAL S 7Seg, Sev 7Seg:STD LOGIC VECTOR (6 downto 0);
begin
Instruction Decoder: INS DEC
port map (
    I=>ROM OUT,
    RE=>Reg enable,
    LS=>Load Select,
    D=>ID OUT,
    RS 1 = > \text{RegSel } 1,
    RS 2=>RegSel 2,
```

```
AOS=>Add Or Sub,
    AOS_EN=>AOS_EN,
    CM_EN=>C_EN,
    Ch_FJ=>way8_4bit_Mux1_out,
    JF=>Jump Flag,
    Ad TJ=>Address To Jump
);
Reg bank: REGISTER BANK
port map(
            D =>Data out,
            CLK => Clk out,
            Reset=>Res,
            M => Reg enable,
            R0 => R0 OUT,
           R1 => R1 OUT
           R2 => R2 OUT,
           R3 => R3 OUT
           R4 => R4 OUT,
           R5 => R5 OUT,
           R6 => R6 OUT,
            R7 => R7 OUT);
Program_Counter: PC
PORT MAP (
   X=>Z out,
   R = > Res
   Clk=>Clk out,
   Y=>PC OUT
);
BIT 3 Adder: Adder 3 bit
PORT MAP
(
    A=>PC OUT,
    S=>Adder 3 OUT
);
Seven Segment: Seven Seg
port map(
A => R7 OUT,
```

```
anode=>anode,
S_LED => S_LED,
S 7Seg => Sev 7Seg
);
-- Sev 7Seg<=S 7Seg;
Mux8_way_4bit_1 : Mux_8_way_4
 port map(
              A \Rightarrow R0 OUT,
              B =>R1 OUT,
              C => R2 OUT
              D => R3 OUT,
              E => R4 OUT,
              F => R5 OUT
              G => R6 OUT,
              H => R7 OUT,
              S => RegSel 1,
              Y =>way8 4bit Mux1 out
  );
  Mux8 way 4bit 2 : Mux 8 way 4
   port map (
               A \Rightarrow R0 OUT,
               B =>R1 OUT,
               C => R2 OUT
               D => R3 OUT,
               E => R4 OUT,
               F => R5 OUT,
               G => R6 OUT,
               H => R7 OUT,
               S = > RegSel 2,
               Y =>way8 4bit Mux2 out
   );
ROM 1:ROM12
  PORT MAP (
    address=>PC_OUT,
    I=>ROM OUT
  );
 Slow Clock: Slow Clk
port map (
```

```
Clk in=>Clk,
      Clk out=>Clk out
 );
 MUX 2 4 1 : MUX 2 WAY 4 BIT
 port map (
    X => Adder OUT,
    Y => ID OUT,
    S => Load Select,
    Z => Data out);
adder subs : AddSub
      port map (
                  A0 =>way8 4bit Mux2 out(0),
                  A1 =>way8 4bit Mux2 out(1),
                  A2 => way8  4bit Mux2  out (2),
                  A3 =>way8 4bit Mux2 out(3),
                  B0 =>way8 4bit Mux1 out(0),
                  B1 = > way8  4bit Mux1  out (1),
                  B2 => way8  4bit Mux1  out (2),
                  B3 => way8  4bit Mux1  out (3),
                  --C in=> '0',
                  AOS =>Add Or Sub,
                  AOS EN=>AOS EN,
                  S0 => Adder OUT(0),
                  S1 = Adder_OUT(1),
                  S2 = > Adder OUT(2),
                  S3 = Adder OUT(3),
                  --C Out => out STD LOGIC;
                  Zero =>Zero,
                  Over flow => Over Flow
      );
MUX 2 3 Bit : MUX 2 WAY 3 Bit
          port map(
                  X \Rightarrow Adder 3 OUT,
```

```
Y=>Address To Jump,
                   S => Jump_Flag,
                   Z \Rightarrow Z \text{ out)};
 COMPARATOR A B : comparator
 PORT MAP (
                   A(0) => way8  4bit Mux1 out(0),
                   A(1) => way8  4bit Mux1 out(1),
                   A(2) => way8  4bit Mux1  out (2),
                   A(3) => way8  4bit Mux1  out (3),
                   B(0) => way8  4bit Mux2  out (0),
                   B(1) => way8  4bit Mux2  out(1),
                   B(2) => way8_4bit_Mux2_out(2),
                   B(3) => way8  4bit Mux2  out (3),
                   equal=>EQL,
                   \max A => MAXA,
                   max B => MAXB
 );
 Op Led<= S LED;
 equal <= EQL AND NOT C EN;
max A<=MAXA AND NOT C EN;</pre>
max B<=MAXB AND NOT C EN;</pre>
end Behavioral;
```

Nano processor Test bench file

```
--- Company:
-- Engineer:
--
-- Create Date: 04/17/2024 07:13:29 AM
-- Design Name:
-- Module Name: M_P_TB - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
```

```
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity M P TB is
-- Port ();
end M P TB;
architecture Behavioral of M P TB is
COMPONENT MICRO_PROCESSOR
Port ( Clk : in STD LOGIC;
           Res : in STD LOGIC;
           Op Led: out STD LOGIC VECTOR (3 downto 0);
           equal : out STD LOGIC;
           max A : out STD LOGIC;
           max B : out STD LOGIC;
           Over Flow: out STD LOGIC;
           Zero : out STD LOGIC;
           anode:out STD LOGIC VECTOR (3 downto 0);
           Sev 7Seg :out STD LOGIC VECTOR (6 downto 0));
END COMPONENT;
```

```
SIGNAL Clk, Res, Over Flow, Zero, equal, max A, max B:STD LOGIC;
SIGNAL Op_Led: STD_LOGIC_VECTOR (3 downto 0);
signal Sev_7Seg : STD_LOGIC_VECTOR (6 downto 0);
begin
UUT:MICRO PROCESSOR
port map (
Clk=>Clk,
Res=>Res,
equal=>equal,
\max A=>\max A,
\max B = > \max B,
Op Led=>Op Led,
Over Flow=>Over_Flow,
Zero=>Zero,
Sev 7Seg=>Sev 7Seg
);
PROCESS BEGIN
Clk<='0';
WAIT FOR 10ns;
Clk<='1';
WAIT FOR 10ns;
END PROCESS;
PROCESS BEGIN
Res<='1';
WAIT FOR 100ns;
Res<='0';
WAIT FOR 100ns;
```

122 of 127 Goto Contents


```
Res<='0';
WAIT FOR 100ns;
END PROCESS;
end Behavioral;</pre>
```

Constrain file

```
set property PACKAGE PIN W5 [get ports {Clk}]
     set property IOSTANDARD LVCMOS33 [get ports {Clk}]
     create clock -add -name sys clk pin -period 10.00 -waveform
{0 5} [get ports {Clk}]
set property PACKAGE PIN U16 [get ports {Op Led[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[0]}]
set property PACKAGE PIN E19 [get ports {Op Led[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[1]}]
set property PACKAGE PIN U19 [get ports {Op Led[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[2]}]
set property PACKAGE PIN V19 [get ports {Op Led[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Op Led[3]}]
set property PACKAGE PIN U14 [get ports {max A}]
     set property IOSTANDARD LVCMOS33 [get ports {max A}]
set property PACKAGE PIN V14 [get ports {equal}]
     set property IOSTANDARD LVCMOS33 [get ports {equal}]
set property PACKAGE PIN V13 [get ports {max B}]
     set property IOSTANDARD LVCMOS33 [get ports {max B}]
set property PACKAGE PIN P1 [get ports {Over Flow}]
     set property IOSTANDARD LVCMOS33 [get ports {Over Flow}]
set property PACKAGE PIN L1 [get ports {Zero}]
     set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN W7 [get ports {Sev 7Seg[0]}]
```

```
set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[0]}]
set property PACKAGE PIN W6 [get ports {Sev 7Seg[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[1]}]
set property PACKAGE PIN U8 [get ports {Sev 7Seg[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[2]}]
set property PACKAGE PIN V8 [get ports {Sev 7Seg[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[3]}]
set property PACKAGE PIN U5 [get ports {Sev 7Seg[4]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[4]}]
set property PACKAGE PIN V5 [get ports {Sev 7Seg[5]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[5]}]
set property PACKAGE PIN U7 [get ports {Sev 7Seg[6]}]
     set property IOSTANDARD LVCMOS33 [get ports {Sev 7Seg[6]}]
set property PACKAGE PIN U2 [get ports {anode[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {anode[0]}]
set property PACKAGE PIN U4 [get ports {anode[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {anode[1]}]
set property PACKAGE PIN V4 [get ports {anode[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {anode[2]}]
set property PACKAGE PIN W4 [get ports {anode[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {anode[3]}]
set property PACKAGE PIN U18 [get ports Res]
     set property IOSTANDARD LVCMOS33 [get ports Res]
```

Timing Diagram



Conclusion

- > In this lab we designed and developed a 4-bit arithmetic unit that can add and subtract signed integers.
- ➤ This nanoprocessor has main components of computer
 - 1) Memory
 - Primary memory-Registers
 - Secondary memory- Programm ROM
 - 2) CPU Execute the instruction
 - 3) Input and Output- input the clock and output the status of zero flag and overflow, and results of AU.
 - 4) Bus-Bus carry the data, address and control signals and connect all components.
- ➤ ROM is stored with all instructions. In each clock cycle, the instructions move to Instruction decoder which decode instructions and enable relevant components to execute the program.
- ➤ We developed an 8 way 4 bit multiplexer,2 way 3 bit multiplexer and 2 way 4 bit multiplexer to ease the task of instruction decoder.
- ➤ Also we used 3 to 8 decoders which selected the register to write data.
- ➤ More than basic structure of nanoprocessor, we created comparator
- > and set their outputs to leds.
- ➤ In addition we add 2 instructions to ROM for subtracting without taking negation and comparing the values of two registers.
- ➤ All these component were made separately by group members.

 Therefore they have used different logics to develop component. We check the functionalities individually by simulating and using baysys3 board, of each component and combine all component by port mapping.

- ➤ The challenge was to set the components because they were made by different group members. We overcome that challenge by team working and many group discussions.
- ➤ This lab helped us to get a better understanding about designing a processor and also it improved our team working skills such as communication, coordination, sharing responsibilities and integrating components developed by different team members.

Contribution of each member

Index Number	Name	Designing Parts	No. of hours spend
220278E	Jayathunga W.M.J.S	8-way 4-bit multiplexer Register Register bank Nano Processor	29 hours 45 mins
220267U	Jayasooriya J.A.N.S	Add/Sub unite Instruction decoder ROM Seven Segment display Nano Processor	32 hours
220282K	Jayawardhana W.S.S.	3-bit Program Counter (PC) 2-way 3-bit multiplexer 2-way 4-bit multiplexer 2 to 1 multiplexer Nano Processor	28 hour 30min

220585R	Sathsara H.M.W.C.	3-Bit Adder Comparator Nano Processor	25 hours