

Digital IC Design


EE5311

Mourya Sai Sandeep
EE22B045

Tutorial - 6a
Report

Experiment - A


Schematic





-> This Full adder works through fusion of two blocks

- Cout_bar(A,B,Cin)
- S_bar(A,B,Cin,Cout_bar)

Schematic for cout_bar's symbol:




Klayout for cout bar:





Stick Diagram for cout_bar

Schematic for S_bar's Symbol:




Klayout for S_bar:



Stick Diagram for S_bar

A) The Delay of the Circuit Cin to Cout = 3.07×10^{-11} sec

B) The Delay of the Circuit Cin to Sum = 4.92×10^{-11} sec



Responses of the circuit after the Layout Linkage

Experiment - B:

Calculations:

delay calculation (Cin to sum)

Calculation of logical effort

$$g = \frac{6+4}{3} = \frac{10}{3}$$

$$h = \frac{(3+2)^2}{10} = 1$$

$$p = \frac{10}{3} = \frac{10}{3} p$$

$$\text{delay} = gh + p$$

$$= \frac{10}{3} + \frac{10}{3} = \frac{20}{3}$$


$$d = \frac{20}{3} \times 2 \times 10^{-11}$$


$$\Rightarrow d = 1.33 \times 10^{-10} \text{ sec}$$

total delay from Cin to sum

$$\text{delay} = 1.33 \times 10^{-10} + 1.2 \times 10^{-10}$$

$$\text{delay} = 2.53 \times 10^{-10} \text{ sec}$$





Calculation of delay
from C_{in} to C_{out}

input capacitance = 6C

$g = \text{logical effort} = \frac{6C}{3C} = 2$

$\boxed{g=2}$

electrical effort $\Rightarrow \boxed{h=1}$

parasitic effort $\Rightarrow \frac{12C}{3C} \Rightarrow \boxed{p=4}$

$g=2; h=1; p=4$

$d = gh + p = 6$

total delay = 6 × (delay of inverter of same drive strength)

$= 6 \times 2 \times 10^{-11}$

$\boxed{\text{delay} = 12 \times 10^{-11} \text{ s}}$

- The End -

