EE5311 Tutorial_8 Mourya Sai Sandeep

EE22B045

- 1. Add a clock input and register the existing inputs/outputs at the posedge of clock for the three 16-bit tree adders in Assignment 7.
- 2. Use OpenLane to generate layouts and obtain post-layout STA report for the three adders.
- 3. Find the maximum operating frequency of the input clock for each tree adder.

BRENTKUNG

```
// 16-bit Brent- Kung Adder (5-stage pipeline - no multi-output gates)
module brentkung #(
parameter WIDTH = 16
)(
 input wire
                     clk,
                    rst, // synchronous reset, active-high
 input wire
 input wire [WIDTH-1:0] a,
 input wire [WIDTH-1:0] b,
 input wire
 output reg [WIDTH-1:0] sum,
 output reg
                     cout
 // Stage 0: Register Inputs
 reg [WIDTH-1:0] a_r, b_r;
           cin_r;
 always @(posedge clk) begin
  if (rst) begin
   a_r <= 0;
   b_r <= 0;
   cin_r <= 0;
  end else begin
   a r <= a;
   b_r <= b;
   cin_r <= cin;
  end
 end
 // Stage 1: Compute bitwise P/G
 wire [WIDTH-1:0] P1, G1;
 genvar i;
 generate
  for (i = 0; i < WIDTH; i = i + 1) begin: PG1
   assign P1[i] = a_r[i] ^ b_r[i];
   assign G1[i] = a_r[i] & b_r[i];
  end
 endgenerate
 reg [WIDTH-1:0] P1_r, G1_r;
 always @(posedge clk) begin
  if (rst) {P1_r, G1_r} <= 0;
            {P1_r, G1_r} <= {P1, G1};
  else
```

```
end
```

```
// Stage 2: Level-2 prefix (pairs)
wire [WIDTH/2-1:0] P2, G2;
generate
 for (i = 0; i < WIDTH/2; i = i + 1) begin: LVL2
  pg_dot u2(
   P1 (P1_r[2*i]), .G1(G1_r[2*i]),
   .P2 (P1 r[2*i+1]), .G2(G1 r[2*i+1]),
   .Pout(P2[i]), .Gout(G2[i])
  );
 end
endgenerate
reg [WIDTH/2-1:0] P2_r, G2_r;
always @(posedge clk) begin
 if (rst) \{P2_r, G2_r\} \le 0;
 else
           \{P2_r, G2_r\} \le \{P2, G2\};
end
// Stage 3: Level-3 prefix (groups of 4)
wire [WIDTH/4-1:0] P3, G3;
generate
 for (i = 0; i < WIDTH/4; i = i + 1) begin: LVL3
  pg_dot u3(
   .P1 (P2_r[2*i]), .G1(G2_r[2*i]),
   .P2 (P2_r[2*i+1]), .G2(G2_r[2*i+1]),
   .Pout(P3[i]), .Gout(G3[i])
  );
 end
endgenerate
reg [WIDTH/4-1:0] P3 r, G3 r;
always @(posedge clk) begin
 if (rst) \{P3_r, G3_r\} \le 0;
           {P3_r, G3_r} <= {P3, G3};
 else
end
// Stage 4: Level-4 prefix (groups of 8)
wire [WIDTH/8-1:0] P4, G4;
generate
 for (i = 0; i < WIDTH/8; i = i + 1) begin: LVL4
  pg_dot u4(
   .P1 (P3_r[2*i]), .G1(G3_r[2*i]),
   .P2 (P3_r[2*i+1]), .G2(G3_r[2*i+1]),
   .Pout(P4[i]), .Gout(G4[i])
  );
 end
endgenerate
reg [WIDTH/8-1:0] P4_r, G4_r;
always @(posedge clk) begin
 if (rst)
          \{P4_r, G4_r\} \le 0;
           {P4_r, G4_r} \le {P4, G4};
 else
end
// Stage 5: Level-5 prefix (entire 16)
wire P5, G5;
```

```
pg_dot u5(
  .P1 (P4_r[0]), .G1(G4_r[0]),
  .P2 (P4_r[1]), .G2(G4_r[1]),
  .Pout(P5),
              .Gout(G5)
 );
 reg P5_r, G5_r;
 always @(posedge clk) begin
  if (rst)
          {P5_r, G5_r} <= 0;
            {P5_r, G5_r} <= {P5, G5};
  else
 end
 // Stage 6: Compute final carry chain and register sum & cout
 wire [WIDTH:0] carry;
 assign carry[0] = cin_r;
 assign carry[1] = G1_r[0]
                           | (P1_r[0]
                                        & carry[0]);
 assign carry[2] = G2_r[0] | (P2_r[0]
                                        & carry[0]);
 assign carry[3] = G2_r[1] | (P2_r[1] & carry[1]);
 assign carry[4] = G3_r[0] | (P3_r[0] & carry[0]);
 assign carry[5] = G3_r[1]
                           | (P3_r[1] & carry[1]);
                           | (P3_r[2]
                                        & carry[2]);
 assign carry[6] = G3_r[2]
 assign carry[7] = G3_r[3]
                           | (P3_r[3]
                                        & carry[3]);
 assign carry[8] = G4_r[0]
                            | (P4_r[0]
                                        & carry[0]);
 assign carry[9] = G1_r[8] | (P1_r[8]
                                        & carry[8]);
 assign carry[10] = G2_r[4] | (P2_r[4] & carry[8]);
 assign carry[11] = G1_r[10] | (P1_r[10] & carry[10]);
 assign carry[12] = G3_r[2] | (P3_r[2] & carry[8]);
 assign carry[13] = G1_r[12] | (P1_r[12] & carry[12]);
 assign carry[14] = G2_r[6] | (P2_r[6] & carry[12]);
 assign carry[15] = G1_r[14] | (P1_r[14] & carry[14]);
 assign carry[16] = G5_r
                          | (P5_r
                                     & carry[0]);
 always @(posedge clk) begin
  if (rst) begin
   sum <= 0;
   cout <= 0;
  end else begin
   sum <= P1_r ^ carry[WIDTH-1:0];</pre>
   cout <= carry[WIDTH];
  end
 end
endmodule
// pg_dot: 2-input prefix operator
module pg_dot (
 input wire P1, G1,
 input wire P2, G2,
 output wire Pout, Gout
);
 assign Gout = G2 | (P2 & G1);
 assign Pout = P2 & P1;
endmodule
```

```
Denotung på Denotung ja Denotung i skiller i s
```

```
58166
58166
58166 Startpoint: 623 (rising edge-triggered flip-flop clocked by clock)
58168 Endpoint: 527 (rising edge-triggered flip-flop clocked by clock)
58169 Path Group: clock
58170 Path Type: max
58171 (corner: Typical
58172 Famoust Can Slew Delay Time Description
                                                                                                                                                                                                                             Time Description

0.80 clock clock
0.80 clock source
0.80 ~ clk (no)
                                                                                                                                  Slew Delay
    58173 Fanout
                                     Fanout Cap
                                                                                                                                                                                                                                                                       clock clock (rise edge)
clock source latency
                                                                                                                                                                                                                          0.00 clock clock (rise edge)
0.00 clock source latency
0.00 clock source latency
0.00 clock source latency
0.00 clock
0.00 clock source latency
0.00 clock
0.00 clock source latency
0.00 clock source
0.00 cloc
                                                                                                                                                                                     0.00
   58182
58183
58184
58185
58186
                                                                                                                                                                                   9.00
                                                    9 0.05
                                                                                                                                      0.07
                                                                                                                                                                                   0.00
                                                      7 9.83
   58186
58187
58188
58189
                                                                                                                                        86.0
86.0
                                                                                                                                                                                   0.00
                                                      4 9.01
    58196
    58191
58192
58193
                                                                                                                                                                                   0.00
                                                       3 0.01
                                                                                                                                                                                                                             1.13 v 355 /X (sky130 fd sc hd a210 1)
1.13 v 362 /A2 (sky130 fd sc hd a210 1)
1.3 v 362 /A2 (sky130 fd sc hd a210 1)
1.3 v 362 /X (sky130 fd sc hd a210 1)
1.46 (net)
1.50 v 363 /K (sky130 fd sc hd and2 1)
1.50 v 363 /K (sky130 fd sc hd and2 1)
1.47 (net)
1.51 v 366 /C (sky130 fd sc hd or3 1)
1.81 v 366 /X (sky130 fd sc hd or3 1)
1.81 v 366 /X (sky130 fd sc hd or3 1)
1.9 (net)
    58194
58195
58196
58197
58198
58199
58200
58201
58202
58203
                                                         2 0.01
                                                                                                                                                                                   0.00
0.18
                                                         3 0.01
                                                                                                                                      0.06
                                                                                                                                                                                   0.00
                                                         1 9.00
                                                                                                                                                                                                                               149 (net)
1.81 v 368 /8 (sky130 fd sc hd and3b 1)
1.97 v 368 /X (sky130 fd sc hd and3b 1)
1.51 (net)
1.97 v 369 /A (sky130 fd sc hd ckbuf 1)
2.85 v 369 /X (sky130 fd sc hd ckbuf 1)
0.05 (net)
                                                                                                                                        0.06
                                                                                                                                                                                   0.00
    58204
58205
58205
                                                         1 9.88
                                                                                                                                      0.03
                                                                                                                                                                                   0.00
                                                         1 9.00
      58207
                                                                                                                                                                                                                                015 (net)
2.05 v 527 /D (sky130 fd sc hd dfxtp 1)
2.05 data arrival time
                                                                                                                                      0.03
                                                                                                                                                                                   0.00
    58218
58211
                                                                                                                                                                                                                             5.00 clock clock (rise edge)
5.00 clock source latency
5.00 clk (in)
clk (net)
5.00 clk/A (sky130 fd sc hd clkbuf 16)
5.16 clkbuf 0 clk/X (sky130 fd sc hd clkbuf 16)
clknet 0 clk (net)
5.16 clkbuf 37 f clk/X (sky130 fd sc hd clkbuf 16)
5.33 clkbuf 37 f clk/X (sky130 fd sc hd clkbuf 16)
5.34 clkcet 37 leaf clk (net)
   58212
58213
58214
58215
58216
58217
58218
58219
                                                         1 0.02
                                                                                                                                     0.00
                                                                                                                                      0.00
                                                                                                                                                                                   0.00
                                                      8 0.08
                                                                                                                                      0.10
                                                                                                                                                                                   0.00
    58228
                                                      16 9.85
    58221
58222
                                                                                                                                      0.07
                                                                                                                                                                                   0.00
   58223
```

```
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/brentkung/runs/auto_pnr/logs/signoff/41-arc.log)...
[INFO]: Saving current set of views in 'designs/brentkung/runs/auto_pnr/results/final'.
[INFO]: Saving runtime environment.
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/brentkung/runs/auto_pnr/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/brentkung/runs/auto_pnr/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the Typical corner.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: 1 warnings found by linter
[WARNING]: I wainings found by times [WARNING]: Current core area is too small for the power grid settings chosen. The power grid was scaled down to an offset of 1/8 the core width and height and a pitch of 1/4 the core width and height.
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you
are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation
 for VSRC_LOC_FILES.
Final layout path
                             : /home/ee22b074/ee5311/designs/brentkung/runs/auto_pnr/results/signoff/brentkung.gds
Post-layout STA report : /home/ee22b074/ee5311/designs/brentkung/runs/auto_pnr/logs/signoff/30-rcx_mcsta.nom.log
```

KOGGESTONE

```
// 16-bit Pipelined Kogge-Stone Adder
module kogge #(parameter WIDTH = 16)(
 input wire
                      clk,
 input wire
 input wire [WIDTH-1:0]
 input wire [WIDTH-1:0]
 input wire
 output reg [WIDTH-1:0]
 output reg
                      cout
);
 // Stage 0: Generate P and G (initial)
 wire [WIDTH-1:0] P0, G0;
 assign P0 = a ^ b;
 assign G0 = a \& b;
 reg [WIDTH-1:0] P0_r, G0_r;
            cin r;
 always @(posedge clk) begin
  if (rst) begin
   P0_r <= 0; G0_r <= 0; cin_r <= 0;
  end else begin
   P0 r <= P0; G0 r <= G0; cin r <= cin;
  end
 end
 // Stage 1: level 1 prefix (distance 1)
 wire [WIDTH-1:0] G1, P1;
 genvar i;
 generate
  for (i = 0; i < WIDTH; i = i + 1) begin: LEVEL1
   if (i == 0) begin
    assign G1[i] = G0_r[i];
    assign P1[i] = P0_r[i];
```

```
end else begin
   assign G1[i] = G0_r[i] | (P0_r[i] & G0_r[i-1]);
   assign P1[i] = P0_r[i] & P0_r[i-1];
  end
 end
endgenerate
reg [WIDTH-1:0] G1 r, P1 r;
always @(posedge clk) begin
 if (rst) \{G1_r, P1_r\} \le 0;
        {G1_r, P1_r} <= {G1, P1};
end
// Stage 2: level 2 prefix (distance 2)
wire [WIDTH-1:0] G2, P2;
generate
 for (i = 0; i < WIDTH; i = i + 1) begin: LEVEL2
  if (i < 2) begin
   assign G2[i] = G1_r[i];
   assign P2[i] = P1_r[i];
  end else begin
   assign G2[i] = G1_r[i] | (P1_r[i] & G1_r[i-2]);
   assign P2[i] = P1_r[i] & P1_r[i-2];
  end
 end
endgenerate
reg [WIDTH-1:0] G2 r, P2 r;
always @(posedge clk) begin
 if (rst) \{G2_r, P2_r\} \le 0;
 else
        \{G2_r, P2_r\} \le \{G2, P2\};
end
// Stage 3: level 3 prefix (distance 4)
wire [WIDTH-1:0] G3, P3;
generate
 for (i = 0; i < WIDTH; i = i + 1) begin: LEVEL3
  if (i < 4) begin
   assign G3[i] = G2 r[i];
   assign P3[i] = P2_r[i];
  end else begin
   assign G3[i] = G2_r[i] | (P2_r[i] & G2_r[i-4]);
   assign P3[i] = P2_r[i] & P2_r[i-4];
  end
 end
endgenerate
reg [WIDTH-1:0] G3_r;
always @(posedge clk) begin
 if (rst) G3_r \le 0;
        G3 r \le G3;
 else
end
```

```
// Stage 4: Final carry and sum
wire [WIDTH:0] carry;
assign carry[0] = cin_r;
generate
 for (i = 0; i < WIDTH; i = i + 1) begin: CARRY_GEN
  assign carry[i+1] = G3_r[i] | (P0_r[i] \& carry[i]);
 end
endgenerate
always @(posedge clk) begin
 if (rst) begin
  sum <= 0;
  cout <= 0;
 end else begin
  sum <= P0_r ^ carry[WIDTH-1:0];</pre>
  cout <= carry[WIDTH];</pre>
 end
end
```

endmodule



	orner: S	Slowest			
	anout		Slew I	Delay	
1.				0.00	0.00 clock core_clock (rise edge) 0.00 clock source latency
18 0.1 0.1 0.1 0.1 0.2 0.20 c. (class of c. L.) C. (class of c. L.	1	0.02			clk (net)
20	16	8.11		0.29	<pre>9.29 ^ clkbuf 0 clk/X (sky130 fd sc hd clkbuf 16)</pre>
2 0.81 0.97 0.81 1.27 v 0.84 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.80 1.27 v 0.80 1.27 v 0.84 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.80 1.25 v 0.77 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.80 1.25 v 0.77 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.80 1.25 v 0.77 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.80 1.25 v 0.77 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.80 1.25 v 0.77 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.91 0.92 0.92 0.92 0.92 (2 0.0130. f.s.c.M_ offerts) 1 3 0.81 0.91 0.93 0.25 v 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.25 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.12 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.12 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.12 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.15 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.15 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.15 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.15 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.15 v 0.97 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 0.93 (2 0.0130. f.s.c.M_ offerts) 1 3 0.91 0.91 0.93 0.93 0.93 0.93 0.93 0.93 0.93 0.93	12	0.03	9.11	0.31	0.61 ^ clkbuf 4 0 0 clk/X (skyl30 fd_sc_hd_clkbuf 8) clknet 4 0 0 clk (net)
3 0.10 0.12 0.17 0.00 1.159 v. 277 yr. (tsyl) 0.76 sc / m. 200. 213 2 0.01 0.10 0.00 1.159 v. 200 // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.12 0.07 1.259 v. 200 // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.12 0.07 2.15 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.12 0.07 2.15 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.12 0.07 2.15 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.12 0.09 2.29 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 2.77 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 2.77 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 2.77 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 2.77 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 2.77 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 0.00 2.70 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 0.00 2.70 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 0.00 2.70 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 0.00 2.70 v. 201. // 1 (tsyl) 0.76 sc / m. 201. 1 3 0.11 0.13 0.00 0.00 0.00 0.00 0.00 0.0	2	0.91	0.07	0.61	1.22 v _634_/0 (sky130_fd_sc_hddfxtp_1) P0_r[0] (net)
2	3	0.01		0.37	1.59 v _277 /X (sky130_fd_sc_hd_and2_1) 129 (net)
0.81	2	0.91		0.00 0.38	1.97 v 280 /X (sky130 fd sc hd o2la 1)
9 0.12 0.09 0.23 V 720 / AR (194)30 fest cht 0.218.1) 9 0.12 0.09 0.27 V 720 / AR (194)30 fest cht 0.218.1) 9 0.13 0.09 0.27 V 720 / AR (194)30 fest cht 0.218.1) 9 0.14 0.09 0.31.1 V 720 / AR (194)30 fest cht 0.218.1) 9 0.15 0.09 0.31.1 V 720 / AR (194)30 fest cht 0.218.1) 9 0.10 0.10 0.31.3 V 720 / AR (194)30 fest cht 0.218.1) 9 0.11 0.20 0.31.3 V 720 / AR (194)30 fest cht 0.218.1) 9 0.11 0.20 0.31.3 V 720 / AR (194)30 fest cht 0.218.1) 9 0.10 0.11 0.20 0.30 0.30 0.30 0.30 0.30 0.30 0.30	3	0.01			1.97 v 283 /A2 (sky130 fd sc hd o21a 1) 2.35 v 283 /X (sky130 fd sc hd o21a 1)
	3	0.01			2.35 v 286 /A2 (sky130 fd sc hd o21a 1) 2.73 v 286 /X (sky130 fd sc hd o21a 1)
3	3	0.01		0.80 0.39	2.73 v _289_/A2 (sky130_fd_sc_hd_o21a_1) 3.12 v _289_/X (sky130_fd_sc_hd_o21a_1)
3 0.91 0.10 0.30 3.19 0.30 0.10 0.10 0.10 0.30 0.30 0.20 0.20 0.20 0.20 0.20 0.2	3	8.91			3.12 v 292 /A2 (sky130 fd sc_hd_o21a_1)
3	3		0.12	8.80	139_ (net) 3.51 v 296_/A2 (sky130_fd_sc_hd_o21a_1)
1	177		0.11	0.00	_142_ (net) 3.89 v _299_/A2 (sky130_fd_sc_hd_ o21a_1)
### 1	95ni		0.13	0.00	144_ (net) 4.28 v 302 /A2 (sky130 fd sc hd o21a 1)
3 0.01 0.12 0.00 5.00 V 300 / 20 (sky) 35 (fe sc_mb_color) 3 0.01 0.12 0.00 5.00 V 300 / 20 (sky) 35 (fe sc_mb_color) 3 0.01 0.10 0.00 5.00 V 300 / 20 (sky) 35 (fe sc_mb_color) 4 0.11 0.00 5.00 V 300 / 20 (sky) 35 (fe sc_mb_color) 5 0.01 0.11 0.00 5.00 V 300 / 20 (sky) 36 (fe sc_mb_color) 6 0.12 0.00 0.00 0.00 V 300 V 300 / 20 (sky) 36 (fe sc_mb_color) 7 0.01 0.10 0.00 0.00 0.00 0.00 0.00 0.0	530		0.13	0.39	1.46 / v 302 / X (skylsu fu sc nu ożla l) 1.46 (net) 4.67 v 305 / A2 (skylsu fu sc nu ożla l)
3 0.01 0.12 0.38 5.49 v 3300 / x (sky130 f d.sc, hd _ colla]) 0.01 0.10 0.18 0.38 5.61 v 311 / x (sky130 f d.sc, hd _ colla]) 0.01 0.10 0.38 5.61 v 311 / x (sky130 f d.sc, hd _ colla]) 0.01 0.10 0.38 5.61 v 311 / x (sky130 f d.sc, hd _ colla]) 0.01 0.12 0.38 6.19 v 314 / x (sky130 f d.sc, hd _ colla]) 0.01 0.12 0.38 6.19 v 314 / x (sky130 f d.sc, hd _ colla]) 0.01 0.12 0.38 6.19 v 314 / x (sky130 f d.sc, hd _ colla]) 0.01 0.12 0.38 6.19 v 317 / / x (sky130 f d.sc, hd _ colla]) 0.01 0.11 0.38 3.39 v 296 / x (sky130 f d.sc, hd _ colla]) 0.01 0.11 0.38 3.39 v 296 / x (sky130 f d.sc, hd _ colla]) 0.01 0.11 0.38 3.39 v 296 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.13 0.39 4.29 v 299 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.13 0.39 4.29 v 299 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.13 0.39 4.29 v 299 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.13 0.39 4.29 v 299 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.13 0.39 4.70 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.13 0.80 4.70 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.59 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.59 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.12 0.38 5.59 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.12 0.38 5.54 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.38 5.10 v 330 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.33 0.30 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.33 0.30 / x (sky130 f d.sc, hd _ colla]) 10 0.81 0.11 0.33 0.30 / x (sky130 f d.sc, hd _ colla]] 10 0.80 0.80 0.80 0.80 0.80 0.80 0.80 0			0.11	0.00	_148_ (net) 5.05 v _308_/A2 (skyl38_fd_sc_hd_o2la_1)
12 12 12 13 13 14 15 15 15 15 15 15 15	3	8.91		0.38	5.43 v _308_/X (skyl30_fd_sc_hd_o21a_1) 150_ (net)
3	3	0.91	0.11		5.81 v 311 /X (sky130 fd sc hd o21a 1) 152 (net)
3 0.01 0.12 0.39 6.58 y 317 / X (sky)130 fd sc hd o21s 1) 0 0.11 0.38 3.51 v 296 / AX (sky)130 fd sc hd o21s 1) 0 0.11 0.38 3.89 v 295 / X (sky)38 fd sc hd o21s 1) 1 0.01 0.13 0.39 4 .22 v 299 / X (sky)38 fd sc hd o21s 1) 3 0.01 0.13 0.39 4 .22 v 299 / X (sky)38 fd sc hd o21s 1) 0 0.13 0.98 4.67 v 302 / AX (sky)38 fd sc hd o21s 1) 0 0.13 0.98 4.67 v 302 / X (sky)38 fd sc hd o21s 1) 0 0.13 0.98 4.67 v 302 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 302 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 305 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 306 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 306 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 306 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 306 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 306 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.69 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.70 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 5.70 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.70 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.70 v 31 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.89 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.89 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.89 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.89 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.11 0.98 6.90 v 32 / X (sky)38 fd sc hd o21s 1) 0 0.90 0.90 0.90 0.90 0.90 0.90 0.90 0	3	8.91	0.12	0.38	6.19 v _314_X (skyl30_fd_sc_hd_o21a_1) 154_ (net)
3	3	0.01		0.39	6.58 v 317 /X (skyl30 fd sc hd o21a 1)
142 (net)	3	0.81			
144 (net) 30	4	0.01		0.00	142 (net) 8 3.89 v 299_/A2 (sky130_fd_sc_hd_o21a_1)
146	3	0.01			_144_ (net)
3	3	0.01			_146_ (net)
3	3	0.01	0.11	0.38	B 5.05 v 305 /X (sky130_fd_sc_hd_o21a_1) _148_ (net)
0.12	3	0.01			8 5.43 v 308 /X (sky130 fd sc hd o21a 1)
0.11	3	0.01			0 5.43 v 311_/A2 (sky130 fd_sc_hd_ o21a_1) 8 5.81 v 311_/X (sky130_fd_sc_hd_ o21a_1)
154	3	0.61			8 5.81 v 314 /A2 (sky130 fd sc hd o21a 1)
1			0.12	0.00	154 (net) 9 6.19 v 317 /A2 (sky130 fd sc hd o21a 1)
3	3	0.81			9 6.58 v 317 /X (sky138 fd sc hd o21a 1) 156 (net)
1 9.89 9.13 9.71 7.87 v 323 /X (sky130 fd sc hd or3 1)	3	0.01	0.11	0.38	8 6.96 v 320/X (sky130 fd sc hd o21a 1) 158 (net)
0.13 0.00 7.67 v 325 /B (sky130 fd sc hd and3 1) 1 0.00 0.05 0.05 8.02 v 325 /A (sky130 fd sc hd and3 1) 1 0.00 0.00 8.02 v 326 /A (sky130 fd sc hd clkbuf 1) 1 0.00 0.00 8.18 v 326 /A (sky130 fd sc hd clkbuf 1) 0.05 0.00 8.18 v 326 /A (sky130 fd sc hd clkbuf 1) 0.05 0.00 8.18 v 326 /A (sky130 fd sc hd clkbuf 1) 0.05 0.00 8.18 v 326 /A (sky130 fd sc hd clkbuf 1) 0.05 0.00 8.18 v 326 /A (sky130 fd sc hd clkbuf 1) 0.00 0.00 5.00 clock core clock (rise edge) 0.00 5.00 clock source latency 1 0.00 0.00 5.00 clk (in) clk (net) 0.00 0.00 5.00 clkbuf 0.00 clk (sky130 fd sc hd clkbuf 16) 16 0.11 0.19 0.29 5.29 clkbuf 0.00 clk (sky130 fd sc hd clkbuf 16) 0.10 0.00 5.30 clkbuf 4 14 0.00 clk (sky130 fd sc hd clkbuf 8) 0.11 0.00 5.61 clkbuf 4 14 0.00 clk (sky130 fd sc hd clkbuf 8) 0.11 0.00 5.61 clock reconvergence pessimism 0.25 3.36 data required time	1	0.00			1 7.67 v 323 /X (sky138 fd sc hd or3 1)
0.87 0.08 8.92 v 326 /A (sky130 fd sc hd clkbuf 1) 1 0.88 0.85 0.16 8.18 v 326 /X (sky130 fd sc hd clkbuf 1) 039 (net) 0.85 0.80 8.18 v 358 /D (sky130 fd sc hd clkbuf 1) 039 (net) 0.81 v 558 /D (sky130 fd sc hd dfxtp 1) 0.81 v 558 /D (sky130 fd sc hd dfxtp 1) 0.81 v 558 /D (sky130 fd sc hd clkbuf 1) 0.80 0.00 5.00 clock core clock (rise edge) 0.00 5.00 clock source latency 0.00 0.00 5.00 clk (net) 0.10 0.00 5.29 clkbuf 0 clk/A (sky130 fd sc hd clkbuf 16) 0.11 0.00 5.30 clkbuf 4.14 0 clk/A (sky130 fd sc hd clkbuf 8) 0.11 0.00 5.61 clkbuf 4.14 0 clk/A (sky130 fd sc hd clkbuf 8) 0.11 0.00 5.61 clkbuf 4.14 0 clk/A (sky130 fd sc hd clkbuf 8) 0.11 0.00 5.61 clkbuf 4.14 0 clk/A (sky130 fd sc hd clkbuf 8) 0.12 0.00 5.61 clock reconvergence pessimism 0.25 0.36 data required time	1	0.00			9 7.67 v 325 / 8 (sky139 fd sc hd and3 1) 5 8.82 v 325 / X (sky138 fd sc hd and3 1)
0.05 0.00 8.18 v 558 /D (sky130 fd_sc_hd_dfxtp_1) 8.18 data arrival time 5.00 5.00 clock core_clock (rise edge) 0.00 5.00 clock source latency 1 0.02 0.00 0.00 5.00 clk (in) clk (net) 0.00 0.00 5.00 clk (in) 16 0.11 0.19 0.29 5.29 clkbuf 0 clk/A (sky130 fd_sc_hd_clkbuf_16) clknet 0 clk (net) 0.19 0.00 5.30 clkbuf 0 clk/X (sky130 fd_sc_hd_clkbuf_16) clknet 0 clk (net) 0.19 0.00 5.30 clkbuf 4.14 0 clk/A (sky130 fd_sc_hd_clkbuf_8) 8 0.03 0.11 0.31 5.61 clkbuf_4 14 0 clk/X (sky130 fd_sc_hd_clkbuf_8) clknet 4 14 0 clk (net) 0.10 0.00 5.61 558 /CLK (sky130 fd_sc_hd_dfxtp_1) 0.00 5.61 clock reconvergence pessimism 0.25 5.36 data required time	1	0.88			8 8.02 v 326/A (sky130_fd_sc_hdclkbuf_1) 5 8.18 v 326/X (sky130_fd_sc_hdclkbuf_1)
1 0.02 0.08 5.09 clock core_clock (rise edge) 1 0.02 0.08 0.09 5.09 clock source latency 0.08 0.08 5.09 clk (in) 0.08 0.08 5.09 clkbuf 9 clk/A (sky138 fd sc_hd_clkbuf 16) 16 0.11 0.19 0.29 5.29 clkbuf 9 clk/X (sky130 fd_sc_hd_clkbuf 16) 0.19 0.09 5.39 clkbuf 9 clk/A (sky130 fd_sc_hd_clkbuf 16) clknet 0 clk (net) 0.19 0.09 5.30 clkbuf 4 14 clk/A (sky130 fd_sc_hd_clkbuf 8) clknet 4 14 0 clk (sky130 fd_sc_hd_clkbuf 8) clknet 4 14 0 clk (net) 0.11 0.00 5.61 cls/S (sky130 fd_sc_hd_clkbuf 8) clknet 4 14 0 clk (net) 0.00 5.61 clock reconvergence pessimism 0.25 5.36 clksy130 fd_sc_hd_dfxtp_1 0.00 5.61 clock reconvergence pessimism 0.25 5.36 clksy130 fd_sc_hd_dfxtp_1 0.08 5.61 clock reconvergence pessimism 0.26 5.36 clksy130 fd_sc_hd_dfxtp_1 0.08 5.61 clock reconvergence pessimism 0.27 5.36 clksy130 fd_sc_hd_dfxtp_1 0.28 clksy130 fd_sc_hd_dckbuf 8 0.28 clksy130 fd_sc_hd_clkbuf 8 0.28 clksy130 fd_sc					039_ (net) 0 8.18 v _558_/D (sky130_fd_sc_hddfxtp_1)
1 0.02 0.00 0.00 5.00 clock source latency				5.00	
0.80	1	0.02	0.00		0 5.00 clock source latency 0 5.00 ^ clk (in)
Clknet 0 clk (net)	16	0.11			8 5.00 ^ clkbuf 0 clk/A (sky130 fd sc hd clkbuf 16) 9 5.29 ^ clkbuf 0 clk/X (sky130 fd sc hd clkbuf 16)
clknet 4 14 0 clk (net) 0.11 0.00 5.61 558 /CLK (sky130 fd.sc.hd_dfxtp_1) 0.00 5.61 clock reconvergence pessimism -0.25 5.36 library setup time 5.36 data required time	0		0.19	0.00	clknet_0_clk (net) 8 5.30 ^ clkbuf 4 14 0 clk/A (sky130 fd sc hd clkbuf 8)
0.00 5.61 clock reconvergence pessimism -0.25 5.36 Library setup time 5.36 data required time 5.36 data required time	8	0.83		0.00	clknet 4_14_0_clk (net) 0 5.61 ^ _558_/CLK (sky130_fd_sc_hddfxtp_1)
5.36 data required time					8 5.61 clock reconvergence pessimism 5 5.36 library setup time
					5.36 data required time

5.36 data required time -8.18 data arrival time -2.82 slack (VIOLATED)

```
[STEP 41]
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/kogge/runs/auto_pnr/logs/signoff/41-arc.log)...
[INFO]: Saving current set of views in 'designs/kogge/runs/auto_pnr/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/kogge/runs/auto_pnr/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/kogge/runs/auto_pnr/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the Typical corner.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: 8 warnings found by linter
[WARNING]: Current core area is too small for the power grid settings chosen. The power grid was scaled down to an offset of 1/8 the core width and height and a pitch of 1/4 the core width and height.
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.

Final layout path : /home/ee22b074/ee5311/designs/kogge/runs/auto_pnr/results/signoff/kogge.gds
Post-layout STA report : /home/ee22b074/ee5311/designs/kogge/runs/auto_pnr/logs/signoff/30-rcx_mcsta.nom.log
```

SKLANKSKY

```
// 16-bit Sklansky Adder (Pipelined)
module sklansky #(
 parameter WIDTH = 16
)(
 input wire
                     clk,
 input wire
                     rst,
                          // synchronous reset, active-high
 input wire [WIDTH-1:0]
                           a.
 input wire [WIDTH-1:0]
 input wire
 output reg [WIDTH-1:0]
                           sum,
 output reg
);
 // Stage 0: Register Inputs
 reg [WIDTH-1:0] a_r, b_r;
            cin r;
 always @(posedge clk) begin
  if (rst) begin
   a_r <= 0;
   b r <= 0;
   cin r \le 0;
  end else begin
   ar <= a;
   b_r <= b;
   cin r <= cin;
  end
 end
 // Stage 1: Compute bitwise P/G
```

```
wire [WIDTH-1:0] P0, G0;
assign P0 = a_r ^ b_r;
assign G0 = a_r \& b_r;
// Sklansky Tree Generation
wire [WIDTH-1:0] G1, P1;
wire [WIDTH-1:0] G2, P2;
wire [WIDTH-1:0] G3, P3;
wire [WIDTH-1:0] G4, P4;
genvar i;
generate
 for (i = 0; i < WIDTH; i = i + 1) begin: STAGE1
  if (i == 0) begin
   assign G1[i] = G0[i];
   assign P1[i] = P0[i];
  end else if (i % 2 == 1) begin
   pg_dot u1 (.P1(P0[i-1]), .G1(G0[i-1]), .P2(P0[i]), .G2(G0[i]), .Pout(P1[i]), .Gout(G1[i]));
   assign G1[i-1] = G0[i-1];
   assign P1[i-1] = P0[i-1];
  end
 end
endgenerate
generate
 for (i = 0; i < WIDTH; i = i + 1) begin: STAGE2
  if (i < 2) begin
   assign G2[i] = G1[i];
   assign P2[i] = P1[i];
  end else if (i % 4 >= 2) begin
   pg_dot u2 (.P1(P1[i-2]), .G1(G1[i-2]), .P2(P1[i]), .G2(G1[i]), .Pout(P2[i]), .Gout(G2[i]));
  end else begin
   assign G2[i] = G1[i];
   assign P2[i] = P1[i];
  end
 end
endgenerate
generate
 for (i = 0; i < WIDTH; i = i + 1) begin: STAGE3
  if (i < 4) begin
   assign G3[i] = G2[i];
   assign P3[i] = P2[i];
  end else if (i % 8 >= 4) begin
   pg_dot u3 (.P1(P2[i-4]), .G1(G2[i-4]), .P2(P2[i]), .G2(G2[i]), .Pout(P3[i]), .Gout(G3[i]));
  end else begin
   assign G3[i] = G2[i];
   assign P3[i] = P2[i];
  end
 end
```

```
endgenerate
```

```
generate
  for (i = 0; i < WIDTH; i = i + 1) begin: STAGE4
   if (i < 8) begin
    assign G4[i] = G3[i];
    assign P4[i] = P3[i];
   end else if (i % 16 >= 8) begin
    pg_dot u4 (.P1(P3[i-8]), .G1(G3[i-8]), .P2(P3[i]), .G2(G3[i]), .Pout(P4[i]), .Gout(G4[i]));
   end else begin
    assign G4[i] = G3[i];
    assign P4[i] = P3[i];
   end
  end
 endgenerate
 // Final Carry Generation and Sum Calculation
 wire [WIDTH:0] carry;
 assign carry[0] = cin_r;
 generate
  for (i = 0; i < WIDTH; i = i + 1) begin : FINAL_CARRY
   assign carry[i+1] = G4[i] | (P4[i] & carry[0]);
  end
 endgenerate
 always @(posedge clk) begin
  if (rst) begin
   sum <= 0;
   cout <= 0:
  end else begin
   sum <= P0 ^ carry[WIDTH-1:0];
   cout <= carry[WIDTH];</pre>
  end
 end
endmodule
// pg dot: 2-input prefix operator
module pg_dot (
 input wire P1, G1,
 input wire P2, G2,
 output wire Pout, Gout
 assign Gout = G2 | (P2 & G1);
 assign Pout = P2 & P1;
endmodule
```

```
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/sklansky/runs/auto_pnr/logs/signoff/41-arc.log)...
[INFO]: Saving current set of views in 'designs/sklansky/runs/auto_pnr/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/sklansky/runs/auto_pnr/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/sklansky/runs/auto_pnr/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the Typical corner.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: 14 warnings found by linter
[WARNING]: Current core area is too small for the power grid settings chosen. The power grid was scaled down to an offset of 1/8 the core width and height and a pitch of 1/4 the core width and height.
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
```

Final layout path : /home/ee22b074/ee5311/designs/sklansky/runs/auto_pnr/results/signoff/sklansky.gds
Post-layout STA report : /home/ee22b074/ee5311/designs/sklansky/runs/auto_pnr/logs/signoff/30-rcx_mcsta.nom.log

```
9789 Startpoint: _428_ (rising edge-triggered flip-flop clocked by core_clock)
9790 Endpoint: 420 (rising edge-triggered flip-flop clocked by core_clock)
7791 Path Group: core clock
9792 Path Type: max
9793 Corner: Typical
794
795 Fanout
                         Slew
                                 Delay
                                            Time Description
9796
                                            0.00
9797
                                   0.00
                                                    clock core clock (rise edge)
9798
                                   0.00
                                            0.00
                                                     clock source latency
                                            0.00 ^ clk (in)
7799
          1
                0.02
                         0.00
                                   0.00
9800
                                                     clk (net)
                                            0.00 ^ clkbuf 0 clk/A (sky130 fd sc hd clkbuf 16)
0.13 ^ clkbuf 0 clk/X (sky130 fd sc hd clkbuf 16)
                         0.00
                                   0.00
9801
                0.04
                         0.06
                                   0.13
9802
                                                     clknet 0 clk (net)
9803
                                            0.00
9804
                         0.06
9805
         18
                0.05
                         0.07
                                   0.15
9806
                         0.07
                                   0.00
9807
                0.01
          3
808
                         0.05
                                   0.32
                                                   a r[7] (net)
9809
                                            0.60 v _255_/B (sky130_fd_sc_hd_and2_1)
0.76 v _255_/X (sky130_fd_sc_hd_and2_1)
9810
                         0.05
                                   0.00
9811
                0.01
                         0.05
                                   0.16
812
                                                      096
                                                           (net)
                                            ___096_ (net)
0.76 v _256_/B (sky130_fd_sc_hd_or2_1)
1.00 v _256_/X (sky130_fd_sc_hd_or2_1)
9813
                         0.05
                                   0.00
1814
          3
                0.01
                         0.07
                                   0.23
9815
                                                      097
                                                           (net)
                                            1.00 v 260_/B (sky130_fd_sc_hd_or2_1)
1.23 v 260_/X (sky130_fd_sc_hd_or2_1)
                         0.07
                                   0.00
9816
                0.01
9817
                         0.06
                                   0.23
9818
                                                     100 (net)
                                            1.23 v _261_/B (sky130_fd_sc_hd_or4bb_1)
1.77 v _261_/X (sky130_fd_sc_hd_or4bb_1)
9819
                         0.06
                                   0.00
9820
                0.01
                         0.13
                                   0.54
          3
9821
                                                      101
                                                           (net)
                                            1.77 v _330_/A1 (sky130_fd_sc_hd_a2111o_1)
2.15 v _330_/X (sky130_fd_sc_hd_a2111o_1)
1822
                         0.13
                                   0.00
                0.00
1823
          1
                         0.06
                                   0.38
824
                                                      162
                                                           (net)
                                                     0.06
                                   0.00
                                            2.15 v
9825
9826
                0.00
                         0.11
                                   0.12
                                            2.27 ^
9827
                                                      016 (net)
                                            2.27 ^
9828
                         0.11
                                   0.00
                                                      420 /D (sky130 fd sc hd dfxtp 1)
9829
                                            2.27
                                                    data arrival time
9830
                                   5.00
                                            5.00
9831
                                                    clock core clock (rise edge)
9832
                                   0.00
                                            5.00
                                                    clock source latency
                                            5.00 ^
9833
                0.02
                         0.00
                                   0.00
                                                    clk (in)
                                                     clk (net)
                                            5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                         0.00
                                   0.00
9835
                                            5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
9836
                0.04
                                   0.13
                         0.06
9837
                                                    clknet_0_clk (net)
                                            5.13 ^ clkbuf 2 1 _ f_clk/A (sky130 fd_sc_hd_clkbuf_16)
5.28 ^ clkbuf_2 1 _ f_clk/X (sky130 fd_sc_hd_clkbuf_16)
                                   0.00
8586
                         0.06
                0.05
9839
                         0.07
                                   0.15
                                                   clknet 2 1 leaf clk (net)
420 /CLK (sky130 fd_sc_hd_dfxtp_1)
9840
9841
                         0.07
                                            5.28
                                                    clock reconvergence pessimism
9842
                                   0.00
9843
                                            5.22
                                                    library setup time
                                  -0.06
9844
                                            5.22
                                                    data required time
9845
                                            5.22
3846
                                                    data required time
9847
                                           -2.27 data arrival time
9848
                                          2 04 slack (MFT)
```

