



#### **Application**


- Brushed Motor drive applications
- **BLDC** Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters


#### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant









G	D	S
Gate	Drain	Source

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFB7546PbF	TO-220	Tube	50	IRFB7546PbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



#### **Absolute Maximum Rating**

Symbol	Parameter	Max.	Units
$I_D$ @ $T_C$ = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	75	
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V	53	Α
I <sub>DM</sub>	Pulsed Drain Current ①	300	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	99	W
	Linear Derating Factor	0.7	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting Torque, 6-32 or M3 Screw	10 lbf·in (1.1 N·m)	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ②	110	m l
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy	170	mJ
I <sub>AR</sub>	Avalanche Current ①	Soo Fig 15, 16, 220, 22h	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ①	See Fig 15, 16, 23a, 23b	mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ூ		1.52	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient		62	

Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			<b>V</b>	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		46		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA ①
D	Static Drain-to-Source On-Resistance		6.0	7.3	m()	$V_{GS} = 10V, I_D = 45A$
$R_{DS(on)}$	Static Dialii-to-Source Oil-Resistance		7.5		mΩ	$V_{GS} = 6.0V, I_D = 23A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	<b>V</b>	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$
1	Drain-to-Source Leakage Current			1.0		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{V}$
I <sub>DSS</sub>	Dialii-to-Source Leakage Current			150	μA	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
1	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100	IIA	$V_{GS} = -20V$
$R_G$	Gate Resistance		1.6		Ω	

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C, L = 110 $\mu$ H,  $R_G = 50\Omega$ ,  $I_{AS} = 45A$ ,  $V_{GS} = 10V$ .
- $\label{eq:local_spin_spin} \mbox{$\mathbb{3}$} \quad \mbox{$I_{SD} \leq 100A$, $di/dt \leq 1260A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^{\circ}C$. }$
- 4 Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- $\circ$  C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- ⑥ C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- $\bigcirc$  R<sub>0</sub> is measured at T<sub>J</sub> approximately 90°C.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.: <a href="http://www.irf.com/technical-info/appnotes/an-994.pdf">http://www.irf.com/technical-info/appnotes/an-994.pdf</a>
- 9 Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C, L = 1mH,  $R_G = 50\Omega$ ,  $I_{AS} = 19A$ ,  $V_{GS} = 10V$



# Dynamic Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	150			S	$V_{DS} = 10V, I_{D} = 45A$
$Q_g$	Total Gate Charge		58	87		I <sub>D</sub> = 45A
$Q_{gs}$	Gate-to-Source Charge		14		nC	V <sub>DS</sub> = 30V
$Q_{gd}$	Gate-to-Drain Charge		18		IIC	V <sub>GS</sub> = 10V
Q <sub>sync</sub>	Total Gate Charge Sync. (Qg- Qgd)		40			
$t_{d(on)}$	Turn-On Delay Time		11			$V_{DD} = 30V$
t <sub>r</sub>	Rise Time		51			I <sub>D</sub> = 45A
$t_{d(off)}$	Turn-Off Delay Time		32		ns	$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		34			V <sub>GS</sub> = 10V④
C <sub>iss</sub>	Input Capacitance		3000			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		280			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		180		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		290			V <sub>GS</sub> = 0V, VDS = 0V to 48V®
Coss eff.(TR)	Output Capacitance (Time Related)		370			V <sub>GS</sub> = 0V, VDS = 0V to 48V⑤

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			75		MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①			300		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	٧	$T_J = 25^{\circ}C, I_S = 45A, V_{GS} = 0V $ ④
dv/dt	Peak Diode Recovery dv/dt3		7.9		V/ns	$T_J = 175^{\circ}C, I_S = 45A, V_{DS} = 60V$
4	Boyaraa Baaayary Timo		29		ns	$T_J = 25^{\circ}C$ $V_{DD} = 51V$
t <sub>rr</sub>	Reverse Recovery Time		32		115	$T_J = 125^{\circ}C$ $I_F = 45A$ ,
0	Deverse Deservery Charge		33		20	<u>T<sub>J</sub> = 25°C</u> di/dt = 100A/µs ④
$Q_{rr}$	Reverse Recovery Charge		40		nC	<u>T<sub>J</sub> = 125°C</u>
I <sub>RRM</sub>	Reverse Recovery Current		1.9		Α	T <sub>J</sub> = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics





Fig 6. Normalized On-Resistance vs. Temperature



**Fig 8.** Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical  $C_{oss}$  Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current







Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 16. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Fig 15. Avalanche Current vs. Pulse Width

Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{\text{jmax}}$ . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long  $asT_{jmax}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 14, 15).

 $t_{av}$  = Average time in avalanche.

D = Duty cycle in avalanche = tav f

 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 14) PD (ave) = 1/2 ( 1.3·BV· $I_{av}$ ) =  $\Delta T/Z_{thJC}$ 

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$ 

 $E_{AS (AR)} = P_{D (ave)} t_{av}$ 






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24a. Switching Time Test Circuit




Fig 24b. Switching Time Waveforms




Fig 25a. Gate Charge Test Circuit






Fig 25b. Gate Charge Waveform



### TO-220AB Package Outline (Dimensions are shown in millimeters (inches))





- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- LEAD DIMENSION AND FINISH UNCONTROLLED IN LT.
- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	ETERS	INC	INCHES		
	MIN.	MAX.	MIN.	MAX.	NOTES	
Α	3.56	4.83	.140	.190		
A1	1.14	1.40	.045	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038	5	
b2	1,14	1.78	.045	.070		
b3	1,14	1.73	.045	.068	5	
С	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11.68	12.88	.460	.507	7	
E	9.65	10.67	.380	.420	4,7	
E1	6.86	8.89	.270	.350	7	
E2	-	0.76	_	.030	8	
e	2.54		.100			
e1	5.08	BSC	.200	BSC		
H1	5.84	6.86	.230	.270	7,8	
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160	3	
ØΡ	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

#### LEAD ASSIGNMENTS

#### HEXFET

1.- GATE 2.- DRAIN 3.- SOURCE

# IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

DIODES

1.- ANODE 2.- CATHODE 3.- ANODE


### **TO-220AB Part Marking Information**

EXAMPLE: THIS IS AN IRF1010

LOTCODE 1789

ASSEMBLED ON WW 19,2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



#### Qualification Information<sup>†</sup>

Qualification Level	Industrial (per JEDEC JESD47F) ††			
Moisture Sensitivity Level	TO-220 N/A			
RoHS Compliant	Yes			

- † Qualification standards can be found at International Rectifier's web site: <a href="http://www.irf.com/product-info/reliability/">http://www.irf.com/product-info/reliability/</a>
- †† Applicable version of JEDEC standard at the time of product release.

## **Revision History**

Date	Comment
11/7/2014	<ul> <li>Updated E<sub>AS (L =1mH)</sub> = 170mJ on page 2</li> <li>Updated note 9 "Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 1mH, R<sub>G</sub> = 50Ω, I<sub>AS</sub> = 19A, V<sub>GS</sub> =10V" on page 2</li> <li>Updated package outline on page 9</li> </ul>



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit <a href="http://www.irf.com/whoto-call/">http://www.irf.com/whoto-call/</a>