# Analysis of Power in SRAM Cell with Various Pull up, Pull down and Pass Gate Transistors

# <sup>1</sup>Chintaluri Arun Teja

<sup>1</sup>Department of ECE, Karunya Institute of Technology and Sciences, CBE, IN.

radhaphd13@gmail.com

#### <sup>2</sup>S Radha

<sup>2</sup>Department of ECE, Karunya Institute of Technology and Sciences, CBE, IN.

radha@karunya.edu

Abstract: SRAM cell plays major role in many microelectronic and nano electronic devices. Low power consumption or low leakage power, high speed operations to match the recent trends are the challenges in SRAM designs. In this work, we have designed a 6T SRAM which has 6 transistors with 2 pull up, 2 pull down and 2 transistors acting as pass gate transistors, cross coupling between the pull up and pull down vertical connections helps in maintaining the sleep mode leakage power in SRAM cell. Threshold conditions can be introduced for high speed operations in SRAM. 6T SRAM is designed in cadence with 90nm technology, further the layout is drawn for 90nm technology and the output waveforms from SRAM cell layout are presented.

**Keywords:** 6T SRAM Cell, threshold effect, leakage power, cadence 90nm

#### 1. INTRODUCTION

To prevent for power leakage in 6T- SRAM cell power in SRAM are 60.7, 65.22 and 59.57 times less than 1:1:1 configuration [1]. To modified power and static noise margins of single port 6T- SRAM to 8T-SRAM [2]. To improve CMOS 6T SRAM scalability in the decananomete regime SNM and WNM cell ratio follow opposite trends [3].

Design of 10nm TFET base 6T-SRAM circuital reduced supply voltage of 0.5V [7]. CNFET CMOS SRAM array demonstrate 1kbit (1024) 6 transistor 6T-SRAM fabrication [8]. Three ways to mechanisms that are responsible for soft error at terrestrial altitudes [10]. To prevent a single bit up set and multiple bit upset on a 45nm SOI SRAM [11]. To measure the SET if inverters chain based on 65nm CMOS technology [12]. SRAM analysis of write static noise marge for both 45nm and

## <sup>3</sup>H Victor du John

<sup>3</sup>Department of ECE, Karunya Institute of Technology and Sciences, CBE, IN.

victor11@karunya.edu

# <sup>4</sup>P Nagabushanam\*

<sup>6</sup>Department of EEE, Karunya Institute of Technology and Sciences, CBE, IN.

nagabushanamphd14@gmail.com

65nm to compact analytic has been developed in WSNM in subthreshold region [13].

The 9T CMOS SRAM developed for improve stability, power dissipation and delay [14] [15]. Low power and noise reduction in 16x16 SRAM array incensed in power consumption [17]. Analyzed for power consumption, write delay and write power delay [18]. They use 90 nm technology to reduce the power efficiency and fast the memory transfer [19] [21].

#### 2. RELATED WORK

Leakage power of T-SRAM are 60.7, 65.22 and 59.57 times less than 1:1:1, 1:5:2 and 2:5:2 configuration it will prevent from power leakage in 6T SRAM cell [1]. In paper for every device has lowest energies the error in every relactionship to use common simulation of every type of devices data manipulation efficiency and performance [4]. They perform many new techniques for all devices by design a new technique for logic circuits and interconnected for memory, clock and power distribution [5].

In this CNFET CMOS SRAM cell takes voltage supply of 300mV CNFET CMOS SRAM array demonstrate 1kbit (1024) 6 transistor 6T-SRAM fabrication [8]. The area of SRAM cell is reduced to 25% when the cell ratio is 1 and pull up ratio is 1 to under going with area reduction by pull-up, pull-down ratio [9]. Three times chip area and reduces maximum operating frequencies with Higher energy cosmic and lower energy cosmic [10] [22].

978-1-6654-8038-3/22/\$31.00 ©2022 IEEE

DOI: 10.1109/csnt.2022.26

**Table 1. SRAM Cell- Literature survey** 

Author Name, Year	Algorithm	Steps for / Technique	Performance Metrics	Application
Mahmood Uddin et al., 2018 [1]	To prevent from power leakage in 6T SRAM cell.	By using pull up, pull down and pass gate ratio	Leakage power of T-SRAM are 60.7, 65.22 and 59.57 times less than 1:1:1, 1:5:2 and 2:5:2 configuration	SRAM
B.Cheng et al., 2007 [3]	To improve CMOS and TSRAM scalability in the decananometer regime	By using WNM and SNM performance	SNM, WNM cell ratio. WNM is 2times better than SNM	SRAM
Jaeyoonkim et al., 2013 [4]	robustness, data manipulation	To use common simulation of every type of devices	In paper for every device has lowest energies the error in every relationship	Nano electronic
Benton H. Calhoun et al., 2007 [5]	new logic circuits and interconnected for clock, memory, power distribution	Device level modeling	They perform many new techniques for all devices	SRAM
Chanh-Hung Yu et al., 2016 [6]	cell stability, write ability - voltage SRAM	By using WFV	Delta V, IDS and superior subthreshold slope.	SRAM
Nahib Hossain et al., 2017 [7]	Design of 10nm TFET base 6T- SRAM circuital reduced supply voltage of 0.5V	read power and energy, write power and energy	TFET base SRAM write 11% faster thenFinFET base SRAM TFET base SRAM ead 21% slower than FinFET based SRAM	SRAM
PritpalS.Kanhaiya et al., 2019 [8]	CNFET CMOS SRAM array demonstrate 1kbit (1024) 6 transistor 6T-SRAM fabrication	Fabrication of CNFET	CNFET SRAM cell takes voltage supply of 300mV	SRAM
G.Torrens et al., 2017 [9]	decreasing cell ratio from 1.5-2.5 to 1	Under going with area reduction by pull-up, pull-down ratio	The area of SRAM cell is reduced to 25% when the cell ratio is 1 and pull up ratio is 1	SRAM
Robert Baumann, 2002 [10]	Three ways to mechanisms that are responsible for soft error at terrestrial altitudes	Higher energy cosmic and lower energy cosmic	Three times chip area and reduces maximum operating fequencies	SRAM

The compact analytic has been developed in WSNM in subthreshold region, power and energy by using subthreshold, leakage power and access energy [13]. SRAM has actives 33% power saving in the 9T SARM in 32nm 9T CMOS SRAM developed for improve stability, power dissipation and delay [14]. The

4:16 decoder and 16x16 memory array low power and noise reduction in 16x16 SRAM array incensed in power consumption [16] [17]. It use 38.1% less power SRAM is 18.18.% faster by analyzed for power consumption, write delay and write power delay [18]. 500MHz power dissipation in 6T SRAM is 4.890uw

and in SRAM is 606.519nm they use 90 nm technology to reduce the power efficiency and fast the memory

transfer [19].

Table 2. Types in SRAM Cell- Literature survey

Author Name, Year	Algorithm	Steps for / Technique	Performance Metrics	Application
Guillaume Hubert et al., 2013 [12]	To measure the SET	Single event transient	cross section, pulse width	CMOS
Ruchi et al., 2018 [13]	SRAM analysis of write static noise marge for both 45nm and 65nm	By using subthreshold, leakage power and access energy	The compact analytic has been developed in WSNM in subthreshold region, power and energy	SRAM
Sheng Lin et al., 2010 [14]	The 9T CMOS SRAM developed for improve stability, power dissipation and delay	By using HSPICE	SRAM has actives 33% power saving in the 9T SARM in 32nm	SRAM
Akshay Bhaskar, 2017 [18]	write delay, power delay	CMOS SRAM technology	It use 38.1% less power SRAM is 18.18.% faster	SRAM
Hansraj et al., 2020 [19]	They use 90 nm technology to reduce the power efficiency and fast the memory transfer	Low power for power reduction	500MHz power dissipation in 6T SRAM is 4.890uw and in SRAM is 606.519nm	SRAM
Ching-Wei Wu et al., 2014 [20]	SRAM - pseudo two port, single port SRAM function compiler	2 in 1 SRAM	Test chip fabricated in 16nm FinFET 0.0907um2 6T memory cell is used	SRAM

## 3. Architecture of 6T SRAM Cell

Now a days, high bandwidth and large capacity in memories are in demand for which SRAM cell plays major role. In SRAM cell, leakage power during standby mode of operation is a challenge. In this work, we have proposed SRAM cell with 6T as shown in figure [1] for low power consumption. 6T stands for 6 transistors in which 2 are pull up PMOS transistors, 2 are pull down NMOS transistors and 2 are pass gate transistors. BL and BLB are the bit line and bit line bar which operates based on WL and the vn1, vn2 voltages. WL is the write line. Vn1 and vn2 are the voltages connected as cross coupling between gate and the opposite side vertical connection between drain and source of NMOS pull down and PMOS pull transistors. Threshold is another strategy where we can reduce the delay or increase the speed of SRAM transistors.

$$C_{thres} = \frac{W}{L} \mu_o D_O \left(N-1\right) \frac{KT^2}{Q} \exp \left[q \frac{1}{nKT} (V_{GS} - V_T) \left[1 - \exp \left(-\frac{q V_{cs}}{KT}\right)\right]\right]$$




Fig1. SRAM Cell with 6T [1]

The threshold voltage strategy for reducing or monitoring the leakage power in SRAM cell operates based on the formula shown. Leakage power in standby mode of a sleep transistor is analyzed using multiple threshold strategies in SRAM cell. Power consumption in SRAM cell varies for different temperatures and the voltages for read operation, write operation are different at any particular node in SRAM cell. Noise margin is a basic parameter to analyze the performance of SRAM cell. There are 3 types of noise margins namely static

noise margin in hold mode (SHNM), static noise margin in write mode (SWNM) and static noise margin in read mode (SRNM) in a SRAM cell. If the number of transistors in SRAM cell design is increased from 6T to 7T and then from 7T to 8T, 13T there is more possibility for fixing threshold values to desired levels and thereby reducing the leakage power in standby mode of sleep transistors in SRAM cell.

#### 4. Results

SRAM cell is designed in cadence 90nm technology as shown in figure 2. Power consumption and high speed operation are the challenges in SRAM cell. It can be designed using 6T which means 6 transistors. Similarly, SRAM can be designed using 7T or 8T which has 7 transistors, 8 transistors respectively. These designs are to obtain high speed or low power consumption in SRAM cell memory unit. Sleep transistors can be introduced to achieve less power leakages in SRAM and thereby reducing power consumption in SRAM cell. On the other hand, threshold strategies in a multiple levels can be applied to increase the speed of operation in SRAM cell.




Fig2. SRAM Cell in cadence tool 90nm technology

Figure 3 shows the layout of 6T SRAM cell in which 4 NMOS transistors, 2 PMOS transistors are used. N-well is present in PMOS transistors in which vdd are connected to avoid floating effect. These PMOS transistors are the pull up transistors; the other 4 NMOS transistors are used for acting as pull down transistors and pass gate transistors. Connections in layout are done using metal for source and drain terminal connections. Polysilicon is used to connect the gate terminals of PMOS and NMOS transistors. Vss are connected to the 2 pull down NMOS transistors in the SRAM cell. BL bit

line and BLB bit line bar are connected on pass gate transistors which are present on either extremes.




Fig3. Layout of SRAM cell- 90nm technology




Fig4. Output of SRAM cell from layout

In the layout in figure 3, gates of pass transistors are connected together in which the WL write line visible output node is connected in layout. Gate terminals of one pull up PMOS and respective pull down NMOS transistors are connected using polysilicon material. The drains of 2 pull up transistors are connected using metal. At last the cross coupling is done with another metal between drain and gate of the vertical connections between pull up and pull down transistors. Visible nodes vn1 and vn2 are connected on these cross couplings in the layout.

Figure 4 shows the output waveform obtained from layout. Vn1 and vn2 are activated at 1.3 nano seconds and 0.6 nano seconds respectively, the WL write line gets data and it is passed onto BL bit line and BLB bit line bar respectively based on the working of vn1 and vn2, their cross coupling working procedure. The power consumption in the SRAM cell is 0.638 microwatts.

#### 5. Conclusion

In this paper, we have designed 6T SRAM cell for low power micro devices and nano devices. Leakage power during sleep and standby mode of transistors are balanced in the 6T SRAM using cross coupling connections. Threshold levels are maintained to increase the speed of SRAM operation. SRAM is designed in cadence 90nm technology, layout is drawn and waveform for the 6T SRAM layout are presented which shown the power consumption is 0.638 micro watts.

#### REFERENCES

- [1] Mohammed, M. U., & Chowdhury, M. H. (2018). Reliability and energy efficiency of the tunneling transistor-based 6T SRAM cell in sub-10 nm domain. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(12), 1829-1833.
- [2] Gopinath, A., Cochran, Z., Ytterdal, T., &Rizkalla, M. (2021). SRAM design leveraging material properties of exploratory transistors. Materials Today: Proceedings.
- [3] Cheng, B., Roy, S., &Asenov, A. (2007). CMOS 6-T SRAM cell design subject to "atomistic" fluctuations. Solid-State Electronics, 51(4), 565-571.
- [4] Kim, J., Lee, S., Rubin, J., Kim, M., & Tiwari, S. (2013). Scale changes in electronics: Implications for nanostructure devices for logic and memory and beyond. Solid-state electronics, 84, 2-12.
- [5] Calhoun, B. H., Cao, Y., Li, X., Mai, K., Pileggi, L. T., Rutenbar, R. A., & Shepard, K. L. (2008). Digital circuit design challenges and opportunities in the era of nanoscale CMOS. Proceedings of the IEEE, 96(2), 343-365.
- [6] Yu, C. H., Su, P., & Chuang, C. T. (2016). Impact of Random Variations on Cell Stability and Write-Ability of Low-Voltage SRAMs Using Monolayer and Bilayer Transition Metal Dichalcogenide (TMD) MOSFETs. IEEE Electron Device Letters, 37(7), 928-931.
- [7] Hossain, N., Iqbal, A., Shishupal, H., & Chowdhury, M. H. (2017, August). Tunneling transistor based 6T SRAM bitcell circuit design in sub-10nm domain. In 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) (pp. 1485-1488). IEEE.
- [8] Kanhaiya, P. S., Lau, C., Hills, G., Bishop, M. D., &Shulaker, M. M. (2019). Carbon nanotube-based CMOS SRAM: 1 kbit 6T SRAM arrays and 10T SRAM cells. IEEE Transactions on Electron Devices, 66(12), 5375-5380.
- [9] Torrens, G., Alorda, B., Carmona, C., Malagon-Perianez, D., Segura, J., & Bota, S. (2017). A 65-nm reliable 6T CMOS SRAM cell with minimum size transistors. IEEE Transactions on Emerging Topics in Computing, 7(3), 447-455.
- [10] Baumann, R. (2002, December). The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. In Digest. International Electron Devices Meeting, (pp. 329-332). IEEE.
- [11] Heidel, D. F., Marshall, P. W., Pellish, J. A., Rodbell, K. P., LaBel, K. A., Schwank, J. R., ... &Xapsos, M. A. (2009). Single-event upsets and multiple-bit upsets on a 45 nm SOI SRAM. IEEE Transactions on Nuclear Science, 56(6), 3499-3504.
- [12] B. Pandey, V. Bisht, S. Ahmed, GS Tomar, DE Vargas, "LVTTL and SSTL IO Standards Based Energy efficient FSM Design on 16nm Utrascale Plus FPGA", 12<sup>th</sup> International Conference on Computation Intelligence and Communication Networks, pp.501-404, 25-26 Sep 2020.

- [13] Hubert, G., &Artola, L. (2013). Single-event transient modeling in a 65-nm bulk CMOS technology based on multiphysical approach and electrical simulations. IEEE Transactions on Nuclear Science, 60(6), 4421-4429.
- [14] Dasgupta, S. (2017). Compact analytical model to extract write static noise margin (WSNM) for SRAM cell at 45-nm and 65-nm nodes. IEEE Transactions on Semiconductor Manufacturing, 31(1), 136-143.
- [15] Lin, S., Kim, Y. B., & Lombardi, F. (2010). Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integration, 43(2), 176-187.
- [16] Turi, M. A., & Delgado-Frias, J. G. (2019). Effective low leakage 6T and 8T FinFET SRAMs: Using cells with reversebiased FinFETs, near-threshold operation, and power gating. IEEE Transactions on Circuits and Systems II: Express Briefs, 67(4), 765-769.
- [17] Upadhyay, P., Kar, R., Mandal, D., & Ghoshal, S. P. (2012, December). A low power CMOS voltage mode SRAM cell for high speed VLSI design. In 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (pp. 25-28). IEEE.
- [18] Bisht, R., Aggarwal, P., Karki, P., & Pande, P. (2016, April). Low power and noise resistant 16× 16 SRAM array design using CMOS logic and differential sense amplifier. In 2016 International Conference on Computing, Communication and Automation (ICCCA) (pp. 1474-1478). IEEE.
- [19] Bhaskar, A. (2017, April). Design and analysis of low power SRAM cells. In 2017 Innovations in Power and Advanced Computing Technologies (i-PACT) (pp. 1-5). IEEE.
- [20] Chaudhary, A., & Rana, A. (2020, June). Ultra Low power SRAM Cell for High Speed Applications using 90nm CMOS Technology. In 2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO) (pp. 1107-1109). IEEE.
- [21] Wu, C. W., Chang, M. H., Chen, C. C., Lee, R., Liao, H. J., & Chang, J. (2014, November). A configurable 2-in-1 SRAM compiler with constant-negative-level write driver for low Vmin in 16nm Fin-FET CMOS. In 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC) (pp. 145-148). IEEE.
- [22] Radha, S., Shylu, D.S., Nagabushanam, P., Mathew, J., "Low noise amplifier with resistive and capacitive feedback for 2.4 GHz RF receiver front end", Journal of High Speed Networks, 25(2), pp. 181-203, Jun 2019.(ISSN: 1875-8940), IOS press.
- [23] S. Radha, Gadde Krishna, Kurra Megha Sai Sumanth, Yangareddy Sasidhar Reddy, Kondala Varun Kumar Reddy, P. Nagabushanam\*, "Double Balanced Mixer with noise reduction for RF Receiver using Cadence 180nm Technology", presented in IEEE Sponsored – International Conference on Advanced Computing & Communication Systems (ICACCS 2020) organized by Sri Eshwar college of Engineering, CBE on 6th & 7th Mar 2020.