

2023 IEEE East-West Design & Test Symposium (EWDTS) | 979-8-3503-1484-7/23/\$31.00 ©2023 IEEE | DOI: 10.1109/EWDTS59469.2023.10297065

Based on the physical design method proposed in [8-10], expressions (1) and (2), as well as taking into account the different placement of selection transistors and inverters, in case of having more than 1 word line (WL) to maintain the symmetry of BL and BLB signals and the principles of ensuring the smallest possible area, as well as the requirements of 5 nm technological nodes, five layout solutions of the 6T memory cell using two metal layers were proposed using the Custom Compiler tool, which are shown in Fig. 2 - Fig. 6. Figure 7 lists the designations used in the layout design.




Fig. 2. The first layout solution of 6T memory cell - v1




Fig. 3. The second layout solution of the 6T memory cell - v2




Fig. 4. The third layout solution of the 6T memory cell - v3




Fig. 5. The fourth layout solution of the 6T memory cell - v4




Fig. 6. The fifth layout solution of the 6T memory cell - v5




Fig. 7 Designations used in the layout design of the 6T memory cell

The results of the proposed layout solutions geometric sizes and area modeling based in 5nm technological nodes are given in Table 1.

TABLE I. AREA CELL

Type cell	Width (um)	Height (um)	Area (um ²)
v1	0.204	0.266	0.054264
v2	0.255	0.266	0.06783
v3	0.1275	0.42	0.05355
v4	0.153	0.434	0.066402
v5	0.102	0.644	0.065688

It can be seen from Table 1 that the smallest surface has the third version of the memory cell - v3.

B. Array Design and Area Comparison

Based on the layout solutions of the proposed memory cell, 16-bit and 256-bit memory arrays geometric sizes and area modeling were designed, the simulation results of which are presented in Table 2 (due to lack of space, the corresponding layout solutions are not presented).

TABLE II. AREA ARRAY SRAM

Type array	Width (um)	Height (um)	Area (um ²)
v1 - 4×4	0.816	1.064	0.868224
v2 - 4×4	1.02	1.064	1.08528
v3 - 4×4	0.51	1.68	0.8568
v4 - 4×4	0.612	1.736	1.062432
v5 - 4×4	0.408	2.576	1.051008
v1 - 16×16	3.264	4.256	13.89158
v2 - 16×16	4.08	4.256	17.36448
v3 - 16×16	2.04	6.72	13.7088
v4 - 16×16	2.448	6.944	16.99891
v5 - 16×16	1.632	10.304	16.81613

It can be seen from Table 2 that the smallest surface of the 16-bit and 256-bit memory array has the third version - v3.

III. CIRCUIT DESIGN AND MODELING OF 6T MEMORY CELL

Physical and circuit design simulations were performed for the proposed layout solutions. Based on the obtained results, comparative analyzes of the proposed layout solutions were performed according to the occupied area, current consumption and read/write delay times, temperatures, supply voltages and process variation within wide limits.

In the article, simulations of 6T memory cell, 16-bit and 256-bit memory arrays for temperature -40°C - 125°C, power supply voltage 0.6V - 0.9V, frequency 0.5GHz-2GHz intervals for slow, fast, and typical processes were performed using HSPICE software tools.

A. Read/Write Delay of Cells and Arrays

Based on the 6T memory cell and the proposed layout solutions of arrays with 16-bit and 256-bit information implemented on its basis, the results of schematic and

technical simulations of write and read delays for 25°C temperature, 1 GHz frequency and typical process are given in Fig. 8 - 10.




Fig. 8. The 6T memory cell read/write delays




Fig. 9. The 6-bit (4×4) arrays read/write delays




Fig. 10. The 256-bit (16×16) arrays read/write delays

It can be seen from Fig. 8 that the smallest delay has the v1 version of the layout solution of the memory cell, also, it can be seen from Fig. 9 and 10 that v3 version of the layout

solution of the 16-bit and 256-bit memory arrays has the smallest delay.

B. Current of Cells and Arrays

The results of circuit design and technical simulations of currents consumption based on the 6T memory cells and the proposed layout solutions of array with 16-bit and 256-bit for 25°C temperature, 1GHz frequency and typical process are presented in Fig. 11 - 13.




Fig. 11. The current consumption of the 6T memory cell




Fig. 12. The current consumption of a 16-bit (4x4) array




Fig. 13. The current consumption of a 256-bit (16x16) array

It can be seen from Fig. 11 that the smallest current consumption has the version v1 of the layout solution of the memory cell. It can be seen from Fig. 12 that the smallest current consumption has the v5 version of the layout solution of the 16-bit memory accumulator, and from Fig. 13 that the smallest current consumption has the version v1 of the layout solution of the 256-bit memory array.

The obtained results can be considered in the process of designing memory devices with high information memory for the selection of architectures and layout solutions of memory array with the required characteristics.

IV. CONCLUSION

The article discusses the possibilities of physical design of the most common 6T memory cell of modern SRAM devices and the physical design of 16-bit and 256-bit memory array based on it with 5 nm technology node. Their characteristics are investigated for temperature -40°C - 125°C, power supply voltage 0.6V - 0.9V, frequency 0.5GHz-2GHz intervals for slow, fast, and typical processes using Custom Compiler and HSPICE software tools. The obtained results can be used for the design of SRAMs.

ACKNOWLEDGMENT

The work was supported by the Science Committee of RA, in the frames of the research project № 21T -2B002.

REFERENCES

- [1] International Roadmap for Devices and Systems (IRDS™). 2022 Edition. <https://irds.ieee.org/editions/2022>.
- [2] Chang Yao-Wen. Physical Design for Nanometer ICs. Graduate Institute of Electronics Engineering. Department of Electrical Engineering. National Taiwan University. Spring 2017. <http://cc.ee.ntu.edu.tw/~ywchang>. 28p.
- [3] . Minimizing and Exploiting Leakage in VLSI Design / N. Jayakumar, S. Paul, G. Rajesh et al. - Berlin: Springer, 2010 . 214 p.
- [4] Roy K., Prasad S.C. Low-Power CMOS VLSI Circuit Design. - Wiley, 2000. 376 p.
- [5] The International Technology Roadmap for Semiconductors. - 2001. 51p.
- [6] Henzler S. Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies. - Springer Netherlands, 2009. 204 p.
- [7] Paci G., Bertozzi D., Luca Benini L. Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels // Design Automation and Test in Europe.- Nice, 2009, pp. 1404-1409.
- [8] Ezeogu Chinonso Apollos. Design Principles of SRAM Memory in Nano-CMOS Technologies. International Journal of Computer Applications. Vol.178, No. 11, May 2019, pp. 5-11.
- [9] Dimitrios Balobas, Nikos Konofaos. Design and evaluation of 6T SRAM layout designs at modern nanoscale CMOS processes. 2015, 4th International. Conference on Modern Circuits and System Technologies. 4p.
- [10] G. Apostolidis, D. Balobas, N. Konofaos. Design and simulation of 6T SRAM cell architectures in 32nm technology. Journal of Engineering Science and Technology Review 9 (5) (2016), pp. 145 – 149).