

→ Logic Gates:-

i) Basic gates:-

• AND • OR • NOT

ii) Universal gates:- It is called universal, it can be used to implement basic gates.

• NAND • NOR

iii) Special gate:-

Ex-OR, Ex-NOR

Gates

~~have~~ have two types of input:-

1 and 0

high

low

True

False


ON

OFF

Truth Table → It shows output of gates according to different input value.

→ AND Gate:-

Symbol:-



$$Y = A \cdot B$$

• Truth Table:-

for 2 input:-

| I_1 | I_2 | O |
|-------|-------|-----|
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |


For n input

no. of combination
will be 2^n .

for 3 input:-

| I_1 | I_2 | I_3 | O |
|-------|-------|-------|-----|
| 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 |

• Timing diagram:-



0 \rightarrow low

1 \rightarrow high

Timing diagram is based on Truth Table


For 2-Input IC-no. - 7408

3 " AND " " - 7411

4 " " " " - 7421

OR gate:-

Symbol:-



no of input can be 'n' but output must be '1'.

• Truth table:-

| A | B | Y |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |


• Timing Diagram:-

| | T ₁ | T ₂ | T ₃ | T ₄ |
|---|----------------|----------------|----------------|----------------|
| A | 1 | 1 | 1 | 1 |
| B | 1 | 1 | 1 | 1 |
| Y | 1 | 1 | 1 | 1 |

IC No. of 2 input OR - 7432

→ NOT gate :-

Symbol:-



For this gate only 1 input is possible.

• Truth Table:-

| A | Y |
|---|---|
| 1 | 0 |
| 0 | 1 |



IC No. 1 - 2 \rightarrow 7400
 NAND - 3 \rightarrow 7410
 Gate - 4 \rightarrow 7420

Page No.: 41
 Date: / /

\rightarrow NAND Gate:-

NAND = ~~NOT AND~~ AND + NOT


Symbol:-




• Truth table:-

| A | B | $Y = \overline{AB}$ |
|---|---|---------------------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

• NAND as inverter:-




all input combined
except one



controlled inverter

we can see from truth table of NAND gate, if either input value is '1' result will

• bubble NAND as OR gate:-



2 → 7402


3 → 7427

4 → 7425


43

→ NOR gate :-

NOR = OR + NOT




|||




• Truth table :-

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

NOR as inverter:-




inverter



controlled inverter

~~XXXXXXXXXX~~

bubble NOR gate as AND gate:-




| A | B | \bar{A} | \bar{B} | $\bar{A} + \bar{B}$ | $\overline{\bar{A} + \bar{B}}$ | $A \cdot B$ |
|---|---|-----------|-----------|---------------------|--------------------------------|-------------|
| 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |

So, as we see $\overline{\bar{A} + \bar{B}} = A \cdot B$

→ X-OR :-

Symbol :-




• Truth table :-

| A | B | $X = A\bar{B} + \bar{A}B$ |
|---|---|---------------------------|
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

→ X-NOR

Symbol :-



$$X = A \odot B$$

$$= \overline{A \oplus B}$$

$$= AB + A'B'$$

• Truth table :-

| A | B | X |
|---|---|---|
| 0 | 1 | 0 |
| 0 | 0 | 1 |
| 1 | 1 | 1 |
| 1 | 0 | 0 |