

CSE-3103: Microprocessor and Microcontroller

Dept. of Computer Science and Engineering
University of Dhaka

Prof. Sazzad M.S. Imran, PhD
Dept. of Electrical and Electronic Engineering
sazzadmsi.webnode.com

8259A Programmable Interrupt Controller

Problem without 8259A PIC →

only 1 hardware interrupt input (INTR),
multiple external devices have to share same INTR line.

CPU cannot tell →


 which device is requesting interrupt?
 what priority to serve first?

no automatic vector number generation.

Solution →

- 1) using extra hardware or complex software to mask specific devices.
- 2) poll all devices to find out who requested service.
- 3) using 8259A PIC as interrupt manager between CPU and peripheral devices.

8259A Programmable Interrupt Controller



CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	8259A	IR4
D3	8	PIC	IR3
D2	9	20	IR2
D1	10	19	IR1
D0	11	18	IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2

8259A Programmable Interrupt Controller

8259A PIC →

adds 8 vectored priority encoded interrupts to microprocessor.

can be expanded to accept up to 64 interrupt requests.

expansion requires →

- 1) one master 8259A and
- 2) eight 8259A slaves.

IR₀-IR₇ →

receive interrupt request from peripherals or slaves.

can be individually masked by software.

default = IR₀ has highest priority, IR₇ has lowest.

can be rotated.

IRR (interrupt request register) →

stores interrupt requests generated by peripheral devices.

INT →

master = connects to CPU's INTR pin,

slave = connects to master IR pin.

CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	8259A	22
D3	8	PIC	21
D2	9		IR2
D1	10		IR1
D0	11		IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2

8259A Programmable Interrupt Controller

INTA →

connects to INTA signal on system.

only master INTA signal is connected.

CPU sends 2 acknowledge pulses →

1st pulse = 8259A identifies which device caused interrupt.

2nd pulse = 8259A places interrupt vector number on data bus.

SP/EN →

= slave program/enable buffer,

dual-function pin →

1) buffered mode →

controls data bus transceivers.

2) not in buffered mode →

programs device as master (1) or slave (0).

In-Service Register →

stores interrupts which are currently being executed by processor.

CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	8259A	22
D3	8	PIC	21
D2	9		IR2
D1	10		IR1
D0	11		IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2

8259A Programmable Interrupt Controller

A₀ →

= address line,
selects which internal register is being accessed →
0 for command register.
1 for data register.

D₀-D₇ →

bidirectional data bus lines,
exchange with CPU →
command words, status, mask bits,
interrupt type numbers.

CAS₀-CAS₂ →

used for cascading multiple 8259A PICs,
allows comparison of IDs of different 8259As cascaded.
identify which slave issued interrupt.
master's CAS pins (output) are connected in parallel to
CAS pins (input) of all slaves.

CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	8259A	22
D3	8	PIC	21
D2	9		IR2
D1	10		IR1
DO	11		IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2

8259A Programmable Interrupt Controller

8259A is programmed by →

- 1) initialization command words →
programmed before 8259A is able to function,
define basic configuration of 8259A.
- 2) operation command words →
programmed during normal operation,
control and modify operation of 8259A.

Initialization Command Words (ICW) →

$A_0 = 0 \rightarrow$

4 ICWs are selected.

8259A is first powered up →


it must be sent ICW_1 and ICW_2 .

8259A is programmed in cascade mode by $ICW_1 \rightarrow$

we must program ICW_3 .

ICW_4 is needed →


must be specified in ICW_1 .



8259A Programmable Interrupt Controller

Initialization Command Words (ICW) →

ICW₁



8259A Programmable Interrupt Controller

Initialization Command Words (ICW) →

$ICW_1 \rightarrow$

programs basic operation of 8259A.

to program ICW_4 , place logic 1 in bit IC_4 .

bits ADI, A_7 , A_6 and $A_5 \rightarrow$

don't cares for 8086 – Pentium 4 microprocessors.

used with 8085 microprocessor.

SNGL bit →

selects single or cascade operation.

cascade is selected = we must program ICW_3 .

LTIM bit →

determines whether interrupt request inputs are positive edge-triggered or level-triggered.

$ICW_2 \rightarrow$

selects vector number used with interrupt request inputs.

8259A Programmable Interrupt Controller

Initialization Command Words (ICW) →

ICW₄

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	SFNM	BUF	M/S	AEOI	μ PM

0 X = Non buffered mode
1 0 = Buffered mode slave
1 1 = Buffered mode master

1 = 8086/8088 mode
0 = MCS-80/85 mode
1 = Auto EOI
0 = Normal EOI

1 = Special fully nested mode
0 = Not special fully nested mode

8259A Programmable Interrupt Controller

Initialization Command Words (ICW) →

ICW₃ →

used when ICW₁ indicates = system is operated in cascade mode.
indicates where slave is connected to master.

ICW₄ →

programmed for use with 8086 – Pentium 4 microprocessors.
rightmost bit must be logic 1 to select operation.

SFNM →

allows highest priority interrupt request from slave,
request is recognized by master,
while master is processing another interrupt from slave.

BUF and M/S →

select buffered or nonbuffered operation as master or slave.


AEOI →

selects automatic or normal end of interrupt.

AEOI is selected →

interrupt automatically resets interrupt request bit,
does not modify priority.

8259A Programmable Interrupt Controller



CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	8259A	IR4
D3	8	PIC	IR3
D2	9	20	IR2
D1	10	19	IR1
D0	11	18	IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2

8259A Programmable Interrupt Controller

Operation Command Words (OCW) →

direct operation of 8259A.

OCW₁ is selected when A₀ = 1.

OCW₂ and OCW₃ is selected when A₀ = 0.

OCW₁ →

set and read interrupt mask register (IMR).

mask bit is set = turn off corresponding interrupt input.

mask register is read when OCW₁ is read.

OCW₁

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	M ₇	M ₆	M ₅	M ₄	M ₃	M ₂	M ₁	M ₀

Interrupt mask
1 = Mask set
0 = Mask reset

8259A Programmable Interrupt Controller

Operation Command Words (OCW) →

OCW₂ →

OCW₂

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	R	SL	EOI	0	0	L ₂	L ₁	L ₀

programmed when AEOI mode (in ICW₄) is not selected.

selects way 8259A responds to interrupt.

Nonspecific End-of-Interrupt →

command sent by ISP to signal EOI.

automatically determines which interrupt level was active,
resets interrupt status register →

interrupt to take action again or

lower priority interrupt to take effect.

Specific End-of-Interrupt →

programmer specifies which interrupt line is to be cleared.

position is determined with bits L₂-L₀.

8259A Programmable Interrupt Controller

Operation Command Words (OCW) →

$OCW_2 \rightarrow$

OCW_2

A_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	R	SL	EOI	0	0	L ₂	L ₁	L ₀

Rotate-on-Nonspecific EOI →

functions exactly like Nonspecific EOI.

rotates interrupt priorities after resetting interrupt status register.

level reset by this command = lowest priority interrupt.

Rotate-on-Specific EOI →

functions as specific EOI,

selects rotating priority.

Rotate-on-Automatic EOI →

selects automatic EOI with rotating priority.

CLEAR command is used to turn off this mode.

Set priority →

programmer sets lowest priority interrupt input using L₂-L₀ bits.

8259A Programmable Interrupt Controller

Operation Command Words (OCW) →

$OCW_3 \rightarrow$

selects which internal register is accessed when read from PIC.

controls whether PIC will enter poll mode.

$P = 1 \rightarrow$

CPU performs read operation from 8259A.

PIC responds with 8-bit poll word.

Poll word →

Bit 7	1 = valid interrupt request pending. 0 = no pending interrupt
Bits 6-3	Unused in poll word.
Bits 2-0	Indicates which IR input (IR_0 - IR_7) has highest priority active request.

Poll mode →

CPU asks PIC directly (via software), whether any device is requesting interrupt, without using INT line.