CSE-3103: Microprocessor and Microcontroller

Dept. of Computer Science and Engineering University of Dhaka

Prof. Sazzad M.S. Imran, PhD
Dept. of Electrical and Electronic Engineering
sazzadmsi.webnode.com

$AAM \rightarrow$

ASCII Adjust for Multiplication.

Adjusts result of multiplication of 2 unpacked BCD values = pair of unpacked BCD values.

Multiplication should not be performed in ASCII.

AX register = source and destination operand.

AAM is only useful when it follows

MUL instruction = multiplies 2 unpacked BCD values and AX ← word result.

AAM adjusts contents of AX = correct 2-digit unpacked BCD result.

Example 1:

```
AAM \rightarrow
Example 1:
                                AX := 0207H [result = 001BH]
        aam
                                ; B > 9, so add 6 to it → B+6 = 17H.
                                ; LSD of 17H = lower unpacked byte for result.
                                ; Increment AH by 1, 1+1 = 2 =
                                ; upper unpacked byte of result.
                                ; After execution, AH = 02 and AL = 07.
                AX, 3030H
                                : AX := 3237H
        or
Example 2:
                AL, '3'
                                ; multiplier in ASCII
        mov
                                ; multiplicand in ASCII
                BL, '9'
        mov
                                ; multiplier in unpacked BCD form
               AL, OFH
        and
               BL, OFH
                                ; multiplicand in unpacked BCD form
        and
                                ; result 001BH is in AX
                BL
        mul
```

: AX := 0207H

: AX := 3237H

aam

or

AX, 3030H

$AAD \rightarrow$

ASCII Adjust for Division [= ASCII adjust before division]. Converts 2 unpacked BCD digits in AL and AH → binary number in AL. Adjustment is made before

2 unpacked BCD digits in AX ÷ unpacked BCD byte.

After AAD \rightarrow

 $AL \leftarrow (AH \times 0Ah) + AL$

 $AH \leftarrow 00H$

SF, PF, ZF are modified.

CF, AF, OF are not defined.

Assume AX = 0508 = unpacked BCD for 58 decimal, and DH = 02H. AAD \rightarrow hexadecimal 3A in AL and 00 in AH.

	AH	AL	
AX	05	08	o5×oAh + 8 = 58D = 3AH
AAD	00	3A	$0.5 \times 0.04 = 0$

```
AAD →
After AAD →
AL \leftarrow (AH \times 0Ah) + AL
AH \leftarrow 00H
```

Example:

```
divide 27 by 5
mov AX, 0207H ; dividend in unpacked BCD form
mov BL, 05H ; divisor in unpacked BCD form
```

aad ; $AX := 001BH [AL = 2 \times 0Ah = 14H + 7 = 1BH]$

div BL ; AX := 0205H

$CBW \rightarrow$

Converts signed byte to signed word. Extends sign bit of AL into AH register.

AL ← Byte to be converted. AX = Result and preserves number's sign. Does not affect any flag.

Example:

```
byte\_val \ SBYTE \ -101 \quad ; \ -101 = -65h = 9Bh = 1001\ 1011 mov \quad al, \ byte\_val \quad ; \ AL = 9Bh cbw \quad ; \ AX = FF9Bh
```

$CWD \rightarrow$

Extends sign bit of AX into DX register. This operation is to be done before signed division. It does not affect any flag.

Example:

word_val SWORD -101 ; FF9Bh

mov ax, $word_val$; AX = FF9Bh

cwd ; DX:AX = FFFFh:FF9Bh

$AND \rightarrow$

Performs bitwise AND operation.

Bitwise AND operation =
returns 1, if matching bits from both operands are 1,
returns 0, otherwise.

Example:

Operand1 = 0101 and Operand2 = 0011 AND Operand1, Operand2 → Operand1 = 0001

Operand1 or destination = register or memory, Operand2 or source = register, memory or immediate value. Both source and destination cannot be memory in single instruction.

$OR \rightarrow$

```
Performs bitwise OR operation.

Bitwise OR operation =
returns 1, if matching bits from either or both operands are 1.
returns 0, if both bits are 0.
```

Example:

```
operand1 = 0101 and operand2 = 0011
OR operand1, operand2

→ operand1 = 0111
```

operand1 or destination = register or memory, operand2 or source = register, memory or immediate value. Both source and destination cannot be memory in single instruction.

XOR → Implements bitwise XOR operation. bits from both operands are different → resultant bit = 1. bits from both operands are same → (= both 0 or both 1) resultant bit = 0.

Example:

```
Operand1 = 0101 and Operand2 = 0011
XOR Operand1, Operand2

→ Operand1 = 0110
```

operand1 or destination = register or memory, operand2 or source = register, memory or immediate value. Both source and destination cannot be memory in single instruction.

XORing operand with itself → operand = 0. used to clear register.

$NOT \rightarrow$

Implements bitwise NOT operation. NOT operation reverses bits in operand. Operand = register or memory.

Example:

operand1 = 0101 0011 NOT operand1 → operand1 = 1010 1100


Shift Instructions

Position or move numbers to left or right. Numbers = register or memory location.

 $\begin{array}{l} \mbox{Arithmetic left shift} = \\ & \mbox{multiplication by powers of } 2^n \\ \mbox{Arithmetic right shift} = \\ & \mbox{division by powers of } 2^n \end{array}$

Microprocessor's instruction set = 4 different shift instructions.


SAL/SHL D, Count → shift D left by Count number of bit positions, fill vacated bit positions on right with zeros.



Shift Instructions


SHR D, Count \rightarrow

shift D right by Count number of bit positions, fill vacated bit positions on left with zeros.



SAR D, Count \rightarrow

shift D right by Count number of bit positions, fill vacated bit positions on left with original MSB.




Shift Instructions

```
Example \rightarrow
; multiply AX by 10 (1010)
       SHL
              AX, 1
                             ; AX times 2
                                                                   DX, AX
                                                           MOV
       MOV
              BX, AX
                                                           SHL
                                                                  AX, 1
       SHL
              AX, 2
                              : AX times 8
                                                           SHL
                                                                   DX, 3
                             ; AX times 10
       ADD
              AX, BX
                                                           ADD
                                                                   AX, DX
; multiply AX by 18 (10010)
       SHL
              AX, 1
                              ; AX times 2
                                                                   BX, AX
                                                           MOV
       MOV
              BX, AX
                                                           SHL
                                                                   AX, 1
       SHL
              AX, 3
                             ; AX times 16
                                                           SHL
                                                                   BX, 4
                              : AX times 18
       ADD
              AX, BX
                                                           ADD
                                                                   AX, BX
; multiply AX by 5 (101)
       MOV
              BX, AX
       SHL
              AX, 2
                             ; AX times 4
       ADD
              AX, BX
                              : AX times 5
```

ROL r/m, op1 \rightarrow

shifts each bit in register or memory operand specified to left. MSB is copied into CF and into LSB position.


No bits are lost.



Example:

ROR r/m, op1 \rightarrow

shifts each bit in register or memory operand specified to right, copies LSB into CF and into MSB position. No bits are lost.



Example:

mov dl, 3Fh ; DL = 00111111b

ror dl, 4; DL = 11110011b = F3h, CF = 1

1st shift \rightarrow DL = 10011111b, CF = 1


2nd shift \rightarrow DL = 11001111b, CF = 1

3rd shift \rightarrow DL = 11100111b, CF = 1

4th shift \rightarrow DL = 11110011b, CF = 1

RCL r/m, op1 \rightarrow

shifts each bit in register or memory operand specified to left, copies CF to LSB, copies MSB into CF.




Example:

```
\begin{array}{lll} clc & ; clear \ carry, \ CF = 0 \\ mov & bl, \ 88h & ; \ CF = 0, \ BL = 10001000b \\ rcl & bl, \ 1 & ; \ CF = 1, \ BL = 00010000b \\ rcl & bl, \ 1 & ; \ CF = 0, \ BL = 00100001b \end{array}
```

RCR r/m, op1 \rightarrow

shifts each bit in register or memory operand to right, copies CF into MSB, copies LSB into CF.



Example:

stc ; set carry, CF = 1

mov ah, 10h ; CF = 1, AH = 00010000b rcr ah, 1 ; CF = 0, AH = 10001000b

Flags Control Instructions

Modify some of flag bits of 8086.

Control functioning of hardware inside processor chip.


$LAHF \rightarrow$

Load AH from flags.

Transfers low byte of flags word to AH register.

Bits (lsb to msb) are \rightarrow

sign, zero, indet, auxiliary carry, indet, parity, indet, carry.



$SAHF \rightarrow$

Store AH into flags.

Loads flags (SF, ZF, indet, AF, indet, PF, indet, CF) with values.

$CMC \rightarrow$

Complementary carry flag.

Reverses setting of carry flag;

Affects no other flags.

Flags Control Instructions

 $CLC \rightarrow$

Clear carry flag. Sets carry flag to zero; Affects no other flags.

 $CLD \rightarrow$

 $STC \rightarrow$

Sets carry flag to 1. Affects no other flags. Clear direction flag.

Affects no other flags or registers.

All subsequent string operations → increment index registers.

D4

AF

U

PF

D8

TF

SF

ZF

D9

IF.

 $CLI \rightarrow$

Clear interrupt flag (IF = 0).
Affects no other flags.

 $STD \rightarrow$

OF

DF

D15 D14 D13 D12 D11 D10

U

U

External interrupts disabled until IF = 1.

Set direction flag to 1,
All subsequent string operations →
decrement index registers.

U

 $STI \rightarrow$

Sets interrupt flag to 1. Affects no other flags.

CMP Instructions

Characteristics of CMP instruction \rightarrow

- (i) Can compare two 8-bit or two 16-bit numbers.
- (ii) Operands may reside in memory, register or be part of instruction.
- (iii) Results of comparison is reflected in 6 status flags → CF, AF, OF, PF, SF, ZF.
- (iv) CMP = subtraction = uses 2's complement.
- (v) Result of CMP is not saved.

 Based on CMP result, appropriate flags are either set/reset.

CMP D, S \rightarrow

Performs comparison between (D) and (S).

Comparison = signed subtraction of (S) from (D).

Appropriate status flag bits are updated.

Difference is then discarded.

(S) is immediate value → sign extended to length of (D).