

Figure 2.1: Diagram of the RV32I instructions. The underlined letters are concatenated from left to right to form RV32I instructions. The curly bracket notation { } means each vertical item in the set is a different variation of the instruction. The underscore _ within a set means that one option is simply the instruction name so far without a letter from this set. For example, the notation near the upper left-hand corner represents the following six instructions: and, or, xor, andi, ori, xori.

31 30	25 24 2	1 20	19	15 14	12 11 8	7	6 0	
funct7	rs	s2	rs1	funct.	3 rd		opcode	R-type
							Lamanda	Ltuna
imm	[11:0]		rsl	funct	3 rd		opcode	I-type
				- C	3 imm[4	4.01	opcode	S-type
imm[11:5]	T:	s2	rsl	funct.	3 111111[4	4.0]	opcode	Jorge
				funct	3 imm[4:1]	imm[11]	opcode	B-type
imm[12] imm[10:5]	r	s2	rs1	Tunct	5 111111[4.1]	minit 1	оресси] - 71
	rd	1	opcode	U-type				
	imm[3	1:12]					1	
imm[20] imm	im	imm[19:12]		rd] J-type		
[20]	[10.1]	imm[11]		[]				

Figure 2.2: RISC-V instruction formats. We label each immediate subfield with the bit position (imm[x]) in the immediate value being produced, rather than the bit position in the instruction's immediate field as is usually done. Chapter 10 explains how the control status register instructions use the I-type format slightly differently. (Figure 2.2 of Waterman and Asanović 2017 is the basis of this figure).

			10 15	14 12	11 7	6 0		
	25	24 20	19		rd	0110111	U lui	
31		imm[3]:12			rd	0010111	U auipc	
imm[31:12] imm[20 10:1 11 19:12] rs1					rd		J jal	
imm[20 10:1 11			rs1	000	rd	1100111	I jalr	
imm[11:0]		rs1	000	imm[4:1 11]	1100011	B beq		
imm[12 10	:51	182	rs1	001	imm[4:1 11]	1100011	B bne	
imm[12 10	:51	rs2	rs1	100	imm[4:1 11]	1100011	B blt	
imm[12 10	:51	rs2	rs1	101	imm[4:1 11]	1100011	B bge	
imm[12 10	1:51	rs2		110	imm[4:1 11]	1100011	B bltu	
imm[12 10	:51	rs2	rs1	111	imm[4:1 11]	1100011	B bgeu	
imm[12 10	1.51	rs2	rs1	000	rd	0000011	I lb	
imm[12]10	nm[11:0	0]	rs1	001	rd	0000011	Ilh	
in	nm[11:	01	rs1	010	rd	0000011	Ilw	
in	nm[11:	01	rs1	100	rd	0000011	I lbu	
in	nm[11:	01	rs1	101	rd	0000011	I lhu	
in	nm[11:	01	rs1		imm[4:0]	0100011	Ssb	
		rs2	rs1	000	imm[4:0]	0100011	Ssh	
imm[11:5	51	rs2	rs1	001	imm[4:0]	0100011	Ssw	
imm[11:5	51	rs2	rs1	010	rd	0010011	I addi	
imm[11:5	nm[11:		rs1	000		0010011	I slti	
in	nm[11:	01	rs1	010	rd	0010011	-	
			rs1	011	rd	0010011	I sltiu	
	imm[11:0]		rs1	100	rd	0010011	I xori	
imm[11:0]		rs1	110	rd		I ori		
imm[11:0] imm[11:0]		rs1	111	rd	0010011	I andi		
		shamt	rs1	001	rd	0010011	I slli	
000000		shamt	rs1	101	rd	0010011	I srli	
000000		shamt	rs1	101	rd	0010011	I srai	
010000		rs2	rs1	000	rd	0110011	R add	
000000		rs2	rs1	000	rd	0110011	R sub	
010000			rs1	001	rd	0110011	R sll	
000000		rs2	rs1	010	rd	0110011	R slt	
000000		rs2	rs1	011	rd	0110011	R sltu	
000000		rs2		100	rd	0110011	R xor	
000000		rs2	rs1	101	rd	0110011	R srl	
000000	0	rs2	rs1		rd	0110011	R sra	
010000		rs2	rs1	101	rd	0110011	R or	
000000	0	rs2	rs1	110	A CONTRACTOR OF THE PARTY OF TH	0110011	R and	
000000	0	rs2	rs1	111	rd	0001111	I fenc	
0000	pre	d succ	00000	000	00000	0001111	I fenc	
0000	000	0 0000	00000	001	00000		I ecal	
00000000000		00000	000	00000	1110011	- 1 -00		
00000000001		00000	000	00000	1110011	1 csrr		
csr			rs1	001	rd	1110011	I csrrs	
csr		rs1	010	rd	1110011	1 0000		
csr		rs1	011	rd	1110011	T arriv		
CST		zimm	101	rd	1110011	- aere		
csr		zimm	110	rd	1110011	1 csrr		
csr			zimm	111	rd	1110011	1 03.7	

Figure 2.3: RV32I opcode map has instruction layout, opcodes, format type, and names. (Table 19.2 of [Waterman and Asanović 2017] is the basis of this figure.)