

## RV32I




Figure 2.1: Diagram of the RV32I instructions. The underlined letters are concatenated from left to right to form RV32I instructions. The curly bracket notation { } means each vertical item in the set is a different variation of the instruction. The underscore \_ within a set means that one option is simply the instruction name so far without a letter from this set. For example, the notation near the upper left-hand corner represents the following six instructions: and, or, xor, andi, ori, xori.




Figure 2.2: RISC-V instruction formats. We label each immediate subfield with the bit position (imm[x]) in the immediate value being produced, rather than the bit position in the instruction's immediate field as is usually done. Chapter 10 explains how the control status register instructions use the I-type format slightly differently. (Figure 2.2 of Waterman and Asanović 2017 is the basis of this figure).



31	25	24	20	19	15	14	12	11	7	6	0	
imm[31:12]									rd	0110111	U lui	
imm[31:12]									rd	0010111	U auipc	
imm[31:12]									rd	1101111	J jal	
imm[20:10:1 11 19:12]									rd	1100111	I jalr	
imm[11:0]				rs1	000	imm[4:1 11]				1100011	B beq	
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]				1100011	B bne		
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]				1100011	B blt		
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]				1100011	B bge		
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]				1100011	B bltu		
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]				1100011	B bgeu		
imm[12 10:5]		rs2	rs1	000	rd				0000011	I lb		
imm[11:0]				rs1	001	rd				0000011	I lh	
imm[11:0]				rs1	010	rd				0000011	I lw	
imm[11:0]				rs1	100	rd				0000011	I lbu	
imm[11:0]				rs1	101	rd				0000011	I lhu	
imm[11:0]				rs1	000	imm[4:0]				0100011	S sb	
imm[11:5]		rs2	rs1	001	imm[4:0]				0100011	S sh		
imm[11:5]		rs2	rs1	010	imm[4:0]				0100011	S sw		
imm[11:5]		rs2	rs1	000	rd				0010011	I addi		
imm[11:0]				rs1	010	rd				0010011	I slti	
imm[11:0]				rs1	011	rd				0010011	I sltiu	
imm[11:0]				rs1	100	rd				0010011	I xori	
imm[11:0]				rs1	110	rd				0010011	I ori	
imm[11:0]				rs1	111	rd				0010011	I andi	
imm[11:0]				rs1	001	rd				0010011	I slli	
0000000		shamt	rs1	101	rd				0010011	I srli		
0000000		shamt	rs1	101	rd				0010011	I srai		
0100000		shamt	rs1	000	rd				0110011	R add		
0000000		rs2	rs1	000	rd				0110011	R sub		
0100000		rs2	rs1	001	rd				0110011	R sll		
0000000		rs2	rs1	010	rd				0110011	R slt		
0000000		rs2	rs1	011	rd				0110011	R sltu		
0000000		rs2	rs1	100	rd				0110011	R xor		
0000000		rs2	rs1	101	rd				0110011	R srl		
0000000		rs2	rs1	101	rd				0110011	R sra		
0100000		rs2	rs1	110	rd				0110011	R or		
0000000		rs2	rs1	111	rd				0110011	R and		
0000000		rs2	rs1	111	rd				0110011	I fence		
0000		pred	succ	00000	000	00000				0001111	I fence.i	
0000		0000	0000	00000	001	00000				0001111	I ecall	
000000000000				00000	000	00000				1110011	I ebreak	
000000000001				00000	000	00000				1110011	I csrrw	
csr				rs1	001	rd				1110011	I csrrs	
csr				rs1	010	rd				1110011	I csrrc	
csr				rs1	011	rd				1110011	I csrrwi	
csr				zimm	101	rd				1110011	I csrrsi	
csr				zimm	110	rd				1110011	I csrrci	
csr				zimm	111	rd				1110011		

Figure 2.3: RV32I opcode map has instruction layout, opcodes, format type, and names. (Table 19.2 of [Waterman and Asanović 2017] is the basis of this figure.)