

Parallel Processor Architecture

Lecture 07032025

Parallel processor architecture - SISD




Parallel processor architecture - SIMD




(b) SIMD (with distributed memory)

Parallel processor architecture – MIMD (shared memory)



(c) MIMD (with shared memory)

Parallel processor architecture – MIMD (distributed memory)



Parallel processor architecture (full landscape)




Figure 17.1 A Taxonomy of Parallel Processor Architectures

SMP – Symmetric Multiprocessors





Figure 17.5 Symmetric Multiprocessor Organization

Multiprogramming vs. multiprocessing



Cache line




Table 17.1 MESI Cache Line States

	M Modified	E Exclusive	S Shared	I Invalid
This cache line valid?	Yes	Yes	Yes	No
The memory copy is	out of date	valid	valid	_
Copies exist in other caches?	No	No	Maybe	Maybe
A write to this line	does not go to bus	does not go to bus	goes to bus and updates cache	goes directly to bus

MESI Protocol: State Transitions

