


Data Sheet March 2000 File Number 4842


## 33A, 100V, 0.040 Ohm, N-Channel Power MOSFET

## **Packaging**

### JEDEC TO-220AB



## Symbol



### **Features**

- Ultra Low On-Resistance
  - $r_{DS(ON)} = 0.040\Omega$ ,  $V_{GS} = 10V$
- · Simulation Models
  - Temperature Compensated PSPICE™ and SABER<sup>©</sup> Electrical Models
  - Spice and SABER<sup>©</sup> Thermal Impedance Models
  - www.intersil.com
- · Peak Current vs Pulse Width Curve
- · UIS Rating Curve

## **Ordering Information**

PART NUMBER	PACKAGE	BRAND
IRF540N	TO-220AB	IRF540N

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	IRF540N	UNITS
Drain to Source Voltage (Note 1)V <sub>DSS</sub>	100	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	100	V
Gate to Source Voltage	±20	V
$\begin{array}{llllllllllllllllllllllllllllllllllll$	33 23 Figure 4	A A
Pulsed Avalanche RatingUIS	Figures 6, 14, 15	
Power Dissipation	120 0.80	W/oC
Operating and Storage Temperature	-55 to 175	oC
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s	300 260	°C °C

### NOTES:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## IRF540N


## $\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS				<u>'</u>	!	!	1
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 250 \mu A, V_{GS} = 0$	100	-	-	V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 95V, V <sub>GS</sub> = 0V		-	-	1	μА
		V <sub>DS</sub> = 90V, V <sub>GS</sub> = 0	V <sub>DS</sub> = 90V, V <sub>GS</sub> = 0V, T <sub>C</sub> = 150°C			250	μА
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$			-	±100	nA
ON STATE SPECIFICATIONS							1
Gate to Source Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = 250$	μΑ (Figure 10)	2	-	4	V
Drain to Source On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 33A, V <sub>GS</sub> = 10V	(Figure 9)	-	0.033	0.040	Ω
THERMAL SPECIFICATIONS		I					
Thermal Resistance Junction to Case	$R_{\theta JC}$	TO-220			-	1.25	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	-	62	°C/W	
SWITCHING SPECIFICATIONS (VGS	= 10V)				1	1	
Turn-On Time	ton	V <sub>DD</sub> = 50V, I <sub>D</sub> = 33A		-	-	100	ns
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 10V,$ $R_{GS} = 9.1\Omega$	V <sub>GS</sub> = 10V,			-	ns
Rise Time	t <sub>r</sub>	(Figures 18, 19)		-	57	-	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	40	-	ns
Fall Time	t <sub>f</sub>		-	55	-	ns	
Turn-Off Time	tOFF	1			-	145	ns
GATE CHARGE SPECIFICATIONS		I					
Total Gate Charge	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0V to 20V	$V_{DD} = 50V$ ,	-	66	79	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0V to 10V	$I_D = 33A,$ $I_{g(REF)} = 1.0 \text{mA}$	-	35	42	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	V <sub>GS</sub> = 0V to 2V	(Figures 13, 16, 17)	-	2.4	2.9	nC
Gate to Source Gate Charge	Q <sub>gs</sub>				5.4	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>		-	13	-	nC	
CAPACITANCE SPECIFICATIONS		1	•	ı	1	1	1
Input Capacitance	C <sub>ISS</sub>	$V_{DS} = 25V$ , $V_{GS} = 0V$ , f = 1MHz (Figure 12)		-	1220	-	pF
Output Capacitance	C <sub>OSS</sub>			-	295	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	100	-	pF

## **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 33A	-	-	1.25	V
		I <sub>SD</sub> = 17A	=	-	1.00	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 33A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	112	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$I_{SD} = 33A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	400	nC

## **Typical Performance Curves**






FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE





FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE



**FIGURE 4. PEAK CURRENT CAPABILITY** 

## Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. SATURATION CHARACTERISTICS





FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

## Typical Performance Curves (Continued)







FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

## Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. SWITCHING TIME WAVEFORM

### **PSPICE Electrical Model**

.SUBCKT IRF540N 2 1 3; rev 19 July 1999

CA 12 8 1.95e-9 CB 15 14 1.90e-9 CIN 6 8 1.12e-9

DBODY 7 5 DBODYMOD LDRAIN DBREAK 5 11 DBREAKMOD **DPLCAP** 5 DRAIN **DPLCAP 10 5 DPLCAPMOD** 10 **RLDRAIN** ₹RSLC1 EBREAK 11 7 17 18 112.8 DBREAK V EDS 14 8 5 8 1 51 RSLC2 € FGS 13 8 6 8 1 **ESLC** ESG 6 10 6 8 1 11 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1 . 50 17 18 DBODY RDRAIN <u>6</u> 8 **EBREAK ESG** IT 8 17 1 **EVTHRES** 16 21 19 8 **MWEAK** LDRAIN 2 5 1.0e-9 **EVTEMP** LGATE LGATE 1 9 6.19e-9 **RGATE GATE** LSOURCE 3 7 2.18e-9 MMED II± 22 9 20 MSTRO RLGATE MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD LSOURCE CIN SOURCE MWEAK 16 21 8 8 MWEAKMOD 8 3 **RSOURCE** RBREAK 17 18 RBREAKMOD 1 RLSOURCE RDRAIN 50 16 RDRAINMOD 2.00e-2 RGATE 9 20 1.77 S1A **RBREAK** 12 r RI DRAIN 2 5 10 <u>13</u> 8 14 13 15 17 18 **RLGATE 1 9 26** RLSOURCE 3 7 11 S1B o S2B RVTFMP RSLC1 5 51 RSLCMOD 1e-6 13 СВ 19 RSLC2 5 50 1e3 CA IT RSOURCE 8 7 RSOURCEMOD 6.5e-3 14 RVTHRES 22 8 RVTHRESMOD 1 **VBAT** RVTEMP 18 19 RVTEMPMOD 1 **EGS EDS** 8 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD **RVTHRES** S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*71),3.5))}

```
.MODEL DBODYMOD D (IS = 1.20e-12 RS = 4.2e-3 XTI = 5 TRS1 = 1.3e-3 TRS2 = 8.0e-6 CJO = 1.50e-9 TT = 7.47e-8 M = 0.63)
.MODEL DBREAKMOD D (RS = 4.2e-1 TRS1 = 8e-4 TRS2 = 3e-6)
MODEL DPLCAPMOD D (CJO = 1.45e-9 IS = 1e-30 M = 0.82)
.MODEL MMEDMOD NMOS (VTO = 3.11 KP = 5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1.77)
.MODEL MSTROMOD NMOS (VTO = 3.57 KP = 33.5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
MODEL MWEAKMOD NMOS (VTO = 2.68 KP = 0.09 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 17.7)
MODEL RBREAKMOD RES (TC1 =1.05e-3 TC2 = -5e-7)
.MODEL RDRAINMOD RES (TC1 = 9.40e-3 TC2 = 2.93e-5)
.MODEL RSLCMOD RES (TC1 = 3.5e-3 TC2 = 2.0e-6)
.MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 1e-6)
.MODEL RVTHRESMOD RES (TC1 = -1.8e-3 TC2 = -8.6e-6)
.MODEL RVTEMPMOD RES (TC1 = -3.0e-3 TC2 = 1.5e-7)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.2 VOFF= -3.1)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.1 VOFF= -6.2)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.0 VOFF= 0.5)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -1.0)
```

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

### SABER Electrical Model

```
REV 19 July 1999
template IRF540N n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 1.20e-12, cjo = 1.50e-9, tt = 7.47e-8, xti = 5, m = 0.63)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 1.45e-9, is = 1e-30, m = 0.82)
m..model mmedmod = (type=_{n}, vto = 3.11, kp = 5, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 3.57, kp = 33.5, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 2.68, kp = 0.09, is = 1e-30, tox = 1)
                                                                                                                               LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.2, voff = -3.1)
                                                                                 DPLCAP
                                                                                            5
                                                                                                                                          DRAIN
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -3.1, voff = -6.2)
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -1.0, voff = 0.5)
                                                                             10
                                                                                                                              RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.0)
                                                                                              RSLC1
                                                                                                          RDBREAK
c.ca n12 n8 = 1.95e-9
                                                                               72
c.cb n15 n14 = 1.90e-9
                                                                                                                               RDBODY
                                                                                                ISCL
c.cin n6 n8 = 1.12e-9
                                                                                                           DBREAK \
d.dbody n7 n71 = model=dbodymod
                                                                                              RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                            <u>6</u>
                                                                     ESG
                                                                                                                    11
d.dplcap n10 n5 = model=dplcapmod
                                                                                  EVTHRES
                                                                                                 16
                                                                                              21
                                                                                     1<u>9</u>
                                                                                                             MWFAK
i.it n8 n17 = 1
                                                  LGATE
                                                                    EVTEMP
                                                                                                                              DBODY
                                                            RGATE
                                         GATE
                                                                               6
                                                                                                MMED
                                                                                                              EBREAK
I.ldrain n2 n5 = 1e-9
                                                           9
                                                                  20
I.lgate n1 n9 = 6.19e-9
                                                                                             MSTR
                                                  RLGATE
I.Isource n3 n7 = 2.18e-9
                                                                                                                              LSOURCE
                                                                                        CIN
                                                                                                                                         SOURCE
                                                                                                  8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                             RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                             RLSOURCE
res.rbreak n17 n18 = 1, tc1 = 1.05e-3, tc2 = -5.0e-7
                                                                                                                 RBREAK
res.rdbody n71 n5 = 4.2e-3, tc1 = 1.30e-3, tc2 = 8.0e-6
                                                                                                             17
res.rdbreak n72 n5 = 4.2e-1, tc1 = 8.0e-4, tc2 = 3.0e-6
                                                                               o SŽB
                                                                                                                            RVTEMP
res.rdrain n50 n16 = 2.00e-2, tc1 = 9.40e-3, tc2 = 2.93e-5
res.rgate n9 n20 = 1.77
                                                                                       CB
                                                                                                                            19
                                                              CA
res.rldrain n2 n5 = 10
                                                                                                           ΙT
                                                                                             14
res.rlgate n1 n9 = 26
                                                                                                                              VBAT
res.rlsource n3 n7 = 11
                                                                        EGS
                                                                                    EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 3.5e-3, tc2 = 2.0e-6
                                                                                                          8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 6.5e-3, tc1 = 1e-3, tc2 = 1e-6
                                                                                                                 RVTHRES
res.rvtemp n18 n19 = 1, tc1 = -3.0e-3, tc2 = 1.5e-7
res.rvthres n22 n8 = 1, tc1 = -1.8e-3, tc2 = -8.6e-6
spe.ebreak n11 n7 n17 n18 = 112.8
\frac{1}{100} spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/71))** 3.5))
```

### SPICE Thermal Model

REV 26 July 1999


#### IRF540NT

CTHERM1 th 6 2.60e-3 CTHERM2 6 5 8.85e-3 CTHERM3 5 4 7.60e-3 CTHERM4 4 3 7.65e-3 CTHERM5 3 2 1.22e-2 CTHERM6 2 tl 8.70e-2 RTHERM1 th 6 9.00e-3 RTHERM2 6 5 1.80e-2 RTHERM3 5 4 9.15e-2 RTHERM4 4 3 2.43e-1 RTHERM5 3 2 3.10e-1 RTHERM6 2 tl 3.21e-1

### SABER Thermal Model


SABER thermal model IRF540NT

```
template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6 = 2.60e-3 ctherm.ctherm2 6 5 = 8.85e-3 ctherm.ctherm3 5 4 = 7.60e-3 ctherm.ctherm4 4 3 = 7.65e-3 ctherm.ctherm5 3 2 = 1.22e-2 ctherm.ctherm6 2 tl = 8.70e-2 rtherm.rtherm1 th 6 = 9.00e-3 rtherm.rtherm2 6 5 = 1.80e-2 rtherm.rtherm3 5 4 = 9.15e-2 rtherm.rtherm4 4 3 = 2.43e-1 rtherm.rtherm5 3 2 = 3.10e-1 rtherm.rtherm6 2 tl = 3.21e-1 }
```



### TO-220AB

### **3 LEAD JEDEC TO-220AB PLASTIC PACKAGE**



	INC	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 3
С	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D <sub>1</sub>	-	0.160	-	4.06	-
Е	0.395	0.410	10.04	10.41	-
E <sub>1</sub>	-	0.030	-	0.76	-
е	0.100	0.100 TYP 2.54 TYP		2.54 TYP	
e <sub>1</sub>	0.200	0.200 BSC		5.08 BSC	
H <sub>1</sub>	0.235	0.255	5.97	6.47	-
J <sub>1</sub>	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

#### NOTES:

- These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
- 2. Lead dimension and finish uncontrolled in L<sub>1</sub>.
- 3. Lead dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder coating.
- Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 2 dated 7-97.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

### Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium

TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA** 

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029