

CO503: Multi-Processor System-on-Chip (MPSoC) Design

NAME: KODAGODA K.H.S.P

REG No: E/17/168

INTRODUCTION

In this practical there is an implementation of Multi-Processor System-on-Chip. In this practical there are two cpus. Between them there is a shared memory and processors share that common memory address space and communicate with each other via memory. In the part 1 there are simple producer and simple consumer. In this MPSoC there is a software implementation to proceed this scenario. In the part 2 there is a dedicated hardware FIFO queue, and this can be used to increase the performance.

Part 1: Producer-Consumer Applications on a Shared Memory Multi-Processor

There are two processors they are cpu0 and cpu1. Each CPU has TIMER, JTAG UART and ON-CHIP INSTRUCTION, DATA MEMORIES. Also, both cpus are sharing ON-CHIP MEMORY. That memory is called shared memory and that is common to both cpus. Initially a new project was created, and those hardware peripherals are included to the MPSoC and 50MHz clock signal is used to drive.




Figure 1: Abstract hardware design.




Figure 2: Hardware design of MPSoC with shared memory.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		clk clk_in clk_n_reset clk_reset	Clock Source Clock Input Reset Input Reset Output	clk reset Double-click to export Double-click to export	clk					
<input checked="" type="checkbox"/>		onchip_mem0 clk1 s1 reset1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave Reset Input	Double-click to export Double-click to export Double-click to export	clk [clk1] [clk1]	0x0003_0000	0x0003_ffff			
<input checked="" type="checkbox"/>		cpu0 clk reset_n data_master instruction_master jtag_debug_module_re jtag_debug_module custom_instruction_m...	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Reset Output Avalon Memory Mapped Slave Custom Instruction Master	Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	clk [clk] [clk] [clk] [clk] [clk] [clk]		IRQ 0	IRQ 31		
<input checked="" type="checkbox"/>		timer0 clk reset s1	Interval Timer Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export Double-click to export Double-click to export	clk [clk] [clk]	0x0005_1000	0x0005_101f			
<input checked="" type="checkbox"/>		jtag_uart0 clk reset avalon_jtag_slave	JTAG UART Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export Double-click to export Double-click to export	clk [clk] [clk]	0x0005_1028	0x0005_102f			
<input checked="" type="checkbox"/>		onchip_mem1 clk1 s1 reset1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave Reset Input	Double-click to export Double-click to export Double-click to export	clk [clk1] [clk1]	0x0001_0000	0x0001_ffff			
<input checked="" type="checkbox"/>		cpu1 clk reset_n data_master instruction_master jtag_debug_module_re jtag_debug_module custom_instruction_m...	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Reset Output Avalon Memory Mapped Slave Custom Instruction Master	Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	clk [clk] [clk] [clk] [clk] [clk] [clk]		IRQ 0	IRQ 31		
<input checked="" type="checkbox"/>		jtag_uart1 clk reset avalon_jtag_slave	JTAG UART Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export Double-click to export Double-click to export	clk [clk] [clk]	0x0004_1020	0x0004_1027			
<input checked="" type="checkbox"/>		timer1 clk reset s1	Interval Timer Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export Double-click to export Double-click to export	clk [clk] [clk]	0x0004_1000	0x0004_101f			
<input checked="" type="checkbox"/>		sysid clk reset control_slave	System ID Peripheral Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export Double-click to export Double-click to export	clk [clk] [clk]	0x0005_1020	0x0005_1027			
<input checked="" type="checkbox"/>		onchip_memdata0 clk1 s1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave	Double-click to export Double-click to export	clk [clk1]	0x0004_8000	0x0004_ffff			

Figure 3: Qsys design of MPSoC hardware.

Then two software projects are created using NIOS II software build tool. After that BSP editor is opened and then there is a tab called “Linker Script” in that window. There is section called “Linker Section Mappings” and it is used to set memory devices for sections. There are three memories for one cpu.

1. On-Chip data memory.
2. On-chip instruction memory.
3. Shared memory.

Linker Region Name	Address Range	Memory Device Name	Size (bytes)	Offset (bytes)
onchip_memdata0	0x00048000 - 0x0004FFFF	onchip_memdata0	32768	0
onchip_mem0	0x00030020 - 0x0003FFFF	onchip_mem0	65504	32
reset	0x00030000 - 0x0003001F	onchip_mem0	32	0
onchip_sharedmem	0x00020000 - 0x0002FFFF	onchip_sharedmem	65536	0

Figure 4: Memory regions

Then “.text” is set to the instruction memory and others are set to data memory.

Linker Section Name	Linker Region Name	Memory Device Name
.bss	onchip_memdata0	onchip_memdata0
.entry	reset	onchip_mem0
.exceptions	onchip_mem0	onchip_mem0
.heap	onchip_memdata0	onchip_memdata0
.rodata	onchip_memdata0	onchip_memdata0
.rwdata	onchip_memdata0	onchip_memdata0
.stack	onchip_memdata0	onchip_memdata0
.text	onchip_mem0	onchip_mem0

Figure 5: Section mapping

After given skeleton codes were imported and some functions are modified. There is one function for initialization and there are two other functions for writing and reading. There are three pointers, and they are writing pointer, reading pointer and full pointer. Also, there are some important variables, and one variable indicates unit size of the data block and there is another variable to store base address of memory. Then software projects were uploaded and run on both cpus.

OBSERVATIONS.

There are two cpus and one is producer and other is consumer. Producer can write data to the shared memory and consumer can read data from memory. Producer was started and it produced 16 items, The capacity of FIFO is 16 and it waited for consumer’s actions. Then consumer started to read and after reading again producer wrote data to the shared memory. From 5 to 495 five by five numbers were read by consumer.

```

20  Producer sent [335]
24  Producer sent [345]
28  Producer sent [355]
32  Producer sent [365]
36  Producer sent [375]
40  Producer sent [385]
44  Producer sent [395]
48  Producer sent [405]
52  Producer sent [415]
56  Producer sent [425]
60  Producer sent [435]
64  Producer sent [445]
68  Producer sent [455]
72  Producer sent [465]
76  Producer sent [475]
16  Producer sent [485]
20  Producer sent [495]
    Producer finished..

Consumer succefully received [435]
60
Consumer succefully received [445]
64
Consumer succefully received [455]
68
Consumer succefully received [465]
72
Consumer succefully received [475]
12
Consumer succefully received [485]
16
Consumer succefully received [495]
    Consumer finished..

```

Figure 6: Observations of producer and consumer

PERFORMANCE.

Initially producer was started and then consumer was started. The capacity of the FIFO is 16 and it took 22 ms to write and read all items. There can be some additional latency. But somehow time difference between consumers starting and consumer finishing can be considered as the time taken to proceed.

Part 2: Hardware FIFOs

This part also has same steps with some changes. In the part 1 we used software implementations and in this part, we used hardware FIFO peripheral. The on-chip FIFO memory core is a configurable component used to buffer data and provide flow control in an SOPC Builder system. This FIFO memory can be integrated easily into any SOPC Builder-generated system.




Figure 7: FIFO with Avalon-MM Input and Output Interfaces

This is a simple hardware and here Avalon-MM write master pushes data into the FIFO through the input interface and read master pops data through output interface. Width of the input and output are same.

There are some configurations to do in that hardware peripheral. They were configured and then software




Figure 7: Configurations of FIFO





Figure 8: Qsys design of MPSoC hardware with FIFO

After generating the hardware design, it was uploaded to the FPGA board. Also, there are two software projects for producer and consumer. There are three functions to complete in the software project and they were coded according to the manual of FIFO. One function was used for initialization and other two functions were used for writing and reading. There are in-built functions and they could be used to that software implementation.

OBSERVATIONS.

When producer was started then it produced 16 items to the FIFO and it waited for reading of the consumer. The depth of the FIFO and once it could produce 16 items only. The consumer started to read the data and after reading producer produced rest of the items to the FIFO queue.



The screenshot displays an IDE with two tabs: 'FIFO_1.c' and 'FIFO_1.h'. The 'FIFO_1.c' tab is active, showing the following C code:

```
#define FIFO_READ_ADDRESS 0x0003104c
#define EMPTY 0
#define FULL 16
#define ALMOST_EMPTY 2
#define ALMOST_FULL FULL - 5

void WRITE_FIFO_1(int *buffer)
{
    // Wait if the fifo is full
    while(altera_avalon_fifo_read_status(FIFO_CONTROL_ADDRESS, 0x01) == 1) {}

    // Write the data to FIFO
    altera_avalon_fifo_write_fifo(FIFO_WRITE_ADDRESS, FIFO_CONTROL_ADDRESS, *buffer);

    // Reset the empty flag if FIFO now has 1 entry
```

Below the code editor, the 'Console' tab is active, showing the output of the 'producer' Nios II Hardware configuration. The output indicates the producer is starting and then sends 16 items to the FIFO, each represented by a value in brackets:

```
producer Nios II Hardware configuration - cable: USB-Blaster on localhost [USB-0] device ID: 1 instance ID: 0 name: jtaguart_0

Producer starting..
Producer sent [5]
Producer sent [15]
Producer sent [25]
Producer sent [35]
Producer sent [45]
Producer sent [55]
Producer sent [65]
Producer sent [75]
Producer sent [85]
Producer sent [95]
Producer sent [105]
Producer sent [115]
Producer sent [125]
Producer sent [135]
Producer sent [145]
Producer sent [155]
```

Figure 9: Producer waiting for consumers consuming

Finally producer produced all data items and items were consumed by consumer.

```
Producer sent [255]
Producer sent [265]
Producer sent [275]
Producer sent [285]
Producer sent [295]
Producer sent [305]
Producer sent [315]
Producer sent [325]
Producer sent [335]
Producer sent [345]
Producer sent [355]
Producer sent [365]
Producer sent [375]
Producer sent [385]
Producer sent [395]
Producer sent [405]
Producer sent [415]
Producer sent [425]
Producer sent [435]
Producer sent [445]
Producer sent [455]
Producer sent [465]
Producer sent [475]
Producer sent [485]
Producer sent [495]
Producer finished..
```

Figure 10: Completion of the process.

DEFFICULTIES.

Initially IRQ values for FIFO was not set. Then it produced a error and the set IRQ values of FIFO.

Initialization of software implementation was done twice in the producer and consumer. Because of that after consumer again updated the pointer values during the process. So it caused to behavior of the FIFO and then initialization in the consumer software implementation was cleared.

CONCLUSION.

Shared memory implementation is a method which can be used to communicate between two processors in the multiprocessor system. To complete the process software implementation needed 22ms and to complete the process hardware implementation only needed 16ms. So hardware implementation of FIFO is better than software implementation of FIFO according to the performance. Also, accuracy of the hardware implementation is high.