




RAJESH S

 8217454465

 sandurrajesh374@gmail.com

 Bengaluru

ABOUT ME

Enthusiastic Electronics and communication engineering student with a passion for VLSI ,with a drive to learn new skills and a strong desire to put those abilities to use someplace. A fresher with aptitude for technical proficiency, collaborative teamwork, leadership skills and effective communication. Familiar with tools such as MATLAB, Arduino IDE, Vivado, CISCO packet tracer.

EDUCATION

B.Tech in Electronics and Communication Engineering (ECE)	Alliance University, Bangalore	SGPA: 3.1/4	2021- 2025
PUC(12th board)	Bellary Independent PU College	82%	2021
10th(SSLC)	Best Residential School and college Bellary	80%	2019

PUBLICATIONS/PROJECTS

Automated Macular Edema Identification and Severity Assessment Using Computer Vision Image Processing Tools

IIP Series Volume 3 2023 Chapter Status ”
Chapter ID “E4S9G59- 26AUPP30

IOT Based Steam Tea Dispenser

"Our smart steam tea maker uses innovative technology to control water temperature for the perfect steam level. It includes a steeping timer to prevent oversteeping, ensuring a delightful brew every time."

Automatic wireless EV Charging system

"Our project aims to develop an automatic wireless EV charging system. This system will use wireless charging technology to enable electric vehicles to recharge without the need for physical cables. It will offer a convenient and efficient charging solution for EV owners, promoting the adoption of electric vehicles and reducing reliance on traditional fossil fuels."

INTERNSHIP

FININNOX

Padmanagar,Kashibugga,warangal
Telangana,India-506002

TECHNICAL SKILLS

- c/c++
- Matlab
- Basics of Cisco Packet Tracer
- Vivado
- Arduino IDE
- Microsoft Excel

Soft skills

- Project management
- Critical thinking
- Problem solving
- Team Leading

CERTIFICATION

- Tessolve semiconductor Industry Training
- Google-The Bits and Bytes of Computer Networking
- University of Colorado Boulder Hardware Description Languages for FPGA Design.