Chapter 1

System Design

1.1 System behavior



Figure 1.1: *System block diagram*

- Control flow: The OV7670 Camera module uses an SCCB interface to Control and uses an 8-bits parallel bus to transfer image data. The SCCB interface is similar I2C[1] interface, so we can use the I2C module which has built-in MCU[2] to control the camera. To choose the color format (RGB565 or YCbCr) using Computer through a UART connection.

- Dataflow: The Data from the Camera module transfer to DCMI [3] module through 8-bits parallel bus. The FIFO of DCMI can store 4 bytes of data, then the data move to SRAM buffer using μDMA[4]. The data in the buffer will be compressed to jpeg format and send to the Computer using a UART connection.

[1]Inter-Intergrated Circuit
[2]Micro-Controller Unit
[3]Digital Camera Interface
[4]Direct Memory Access



Figure 1.2: *Dataflow Structure*

- Timing requirements: System timing is constrained by the frame rate. The OV7670 Camera support 30fps, but Cortex M4 is too slow to process this big data flow. Because the time to receive the data from the camera and the time to transmit UART is too fast compared to the time compress jpeg. Therefore, The time to process jpeg is the time per frame.
  - Time per frame = $\frac{1}{30}s$
  - Jpeg process time per frame:
    - 160x120: $t \simeq 160ms \Rightarrow fps \simeq 6fps$
- State diagrams:
  - Idle state: This state will start when reset system or after set DMA for the output buffer.
  - Start capture state: When the VSYNC[5] signal is detected, The CPU [6] will allow the DCMI module to capture the frame.
  - Process Line by Line state: To reduce the time process, The image must be process line by line. The time for capture one is smaller than the time for process one line. Therefore, we just using the simple synchronous signal.
  - Transmit data state: Because the jpeg compression has a different size, depending on the complexity of the photo. The jpeg data must be sent when the compression is done.

[5]Vertical Synchronous
[6]Central Processing Unit



Figure 1.3: *System state diagrams*

1.2 Hardware description

1.2.1 Board Nucleo STM32



Figure 1.4: *Board NUCLEO STM32F4 F466RE*

- Specifications:
  - STM32 microcontroller with LQFP64 package.
  - Two types of extension resources

    - Arduino Uno Revision 3 connectivity
    - STMicroelectronics Morpho extension pin headers for full access to all STM32 I/Os
  - On-board ST-LINK/V2-1 debugger/programmer with SWD connector
    - selection-mode switch to use the kit as a standalone ST-LINK/V2-1
  - Flexible board power supply
    - USB VBUS or external source (3.3V, 5V, 7-12V)
    - Power management access point
  - Three LEDs
    - USB communication (LD1), user LED (LD2), power LED (LD3)
  - Two push buttons: USER and RESET
  - USB re-enumeration capability: three different interfaces supported on USB
    - Virtual Com port
    - Mass storage
    - Debug port
  - Supported by wide choice of Integrated Development Environments (IDEs) including IAR^{TM}, $Keil$®, GCC-based IDEs

1.2.2 Camera OV7670

Figure 1.5: *Camera OV7670 without FIFO*

- Specifications:
  - Photosensitive Array: 640x480
  - IO Voltage: 2.5V to 3.0V

- Operating Power: 60mW/15fps
- Sleeping Mode: <20μA
- Operating Temperature: -30 to 70 deg C
- Output Format: YUV/YCbCr4:2:2 RGB565/555/444 GRB4:2:2 Raw RGB Data (8 bits)
- Lens Size: 1/6"
- Vision Angle: 25 degree
- Max Frame Rate: 30fps VGA
- Sensitivity: 1.3V / (lux-sec)
- Signal to Noise Ratio: 46dB
- DynamicRange: 52dB
- Browse Mode: By row
- Electronic Exposure: 1 to 510 row
- Pixel Coverage: 3.6μm x 3.6μm
- Dark Current: 12mV/s at 60 deg C
- PCB Size (L x W): Approx. 1.4x1.4inch / 3.5x3.5cm

1.2.3 Uart to MicroUSB CP2102

Figure 1.6: *UART to MicroUSB CP2102*

- Features:
  - Embedded USB transceiver, no external circuit device
  - Containing clock circuit, no external circuit device
  - Contains power-on reset circuit
  - The on-chip voltage regulator within the 3.3V output
  - Meet the USB2.0 specification requirements

- SUSPEND pins support USB suspend state
- Asynchronous serial data bus compatible with all handshakes and modulation controller interface signals
- Support data format is 8 data bits, 1 stop bit and the parity bit
- Connotation 512 byte receive buffer and 512 byte transmit buffer
- Supports hardware or X-ON / X-OFF Handshake
- Size: 21x16mm

1.3 Design Hardware

1.3.1 OV7670 block and connection



Figure 1.7: *Functional block diagram*

- Control I/F
  - SCCB (SIO_C, SIO_D)
- Clock supply
  - Supply around 10 to 48MHz
- Sysc
  - OV7670 outputs PCLK, HREF and VSYNC
- Pixel data
  - OV7670 outputs 8bit data D[7:0]

1.3.2 Hardware connection



Figure 1.8: *Hardware connection*

1.3.3 MCU pinout



Figure 1.9: *MCU pinout*

1.3.4 System Architecture



Figure 1.10: *System Architecture*

1.3.5 Schematic



Figure 1.11: *Schematic*

1.4 The clock configuration

1.4.1 Main clock tree

Many systems need high performance, the clock configuration is important. To reduce the time's processing is smallest, the core clock of stm32f446re is setup to maximum (180Mhz). The CubeMX tool makes clock setup easier. Figure 1.12 below shows the clock tree of this project.



Figure 1.12: *Main clock tree of the CPU*

1.4.2 The clock source for the camera module

The OV7670 camera does not contain the crystal clock. If using an external crystal is complex, so using a built-in MCO is a good choice. The camera's clock source has ranged from 10 to 48 Mhz. The MCO of Cotex M4 support from 1 - 5 divider. Therefore, the PLL clock (180Mhz) is divided to 5 and getting 36Mhz (in of range). Clock selection is shown in figure 1.13 below.



Figure 1.13: *Clock source for camera module using MCO*

1.5 Software

1.5.1 Interface

1. Serial camera control bus (SCCB)



Figure 1.14: *Serial camera control bus connection*

The Serial Camera Control Bus interface controls the Camera Chip sensor operating. The SCCB interface is similar to the I2C interface, but the difference between them is the ACK bit. The ACK bit of the I2C bus is a don't-care bit on the SCCB bus. The waveform of interface is at Figure 1.15



Figure 1.15: *Serial camera control bus waveform*

2. Display data bus
   The display data bus has the VSYNC signal, HSYNC (or HREF) signal, and D0-D7 for data. The start of the frame signal is defined as the VSYNC signal. Each line of the frame is controlled by the HSYNC signal.



Figure 1.16: *Display data bus waveform*

Besides, The PCLK is the most important that is synchronous the data output on the data bus. The figure 1.17 is showed the waveform of transmission.



Figure 1.17: *One bytes data transfer*

1.5.2 Memory management

MicroController memory organized

The memory intended for the raw data buffer and the jpeg data is too large. If using global memory define at array form, the uninitialized data will be bigger. The space for that memory is too large. Therefore, using dynamic memory is reasonable.
The heap partition is much larger and can be released when don't use it. The raw data buffer needs 38400 bytes of space. The jpeg data is dynamic that can use one KB for simple images and ten KB for complex images. When the required memory is large than the current memory allocated, the processor will automatically reallocate.



Figure 1.18: *Memory management*

RGB565 and YCrCb colour arrangement

For RGB565, each pixel is encoded to 2 bytes. The Red colour use 5 bits, Green is 6 bits and Blue is 5 bits. Sort order as shown in figure 1.19 below.



Figure 1.19: *RGB565 output waveform*

For YCbCr, the camera supports the 4:2:2 form. Pixel components are Y (luminance or "luma"), Cb and Cr (chrominance or "chroma" blue and red). Each component is encoded in 8 bits. Luma and chroma are stored together (interleaved) as shown in the figure 1.20 below.

Byte address	31:24	23:16	15:8	7:0
0	Y n + 1	Cr n	Y n	Cb n
4	Y n + 3	Cr n + 2	Y n + 2	Cb n + 2

Figure 1.20: *YCbCr colour format arrange in the memory cell*

1.5.3 Software achitecture

The software architecture is organized with four layers.



Figure 1.21: *Software architecture*

1. Driver layer: This layer is used to connect hardware with software. Such as GPIO, DCMI, Uart are controlled at the register layer.

2. Hardware abstraction layer: This layer contains STM32HAL and my own HAL [7]. My own HAL is built for the OV camera, functions control the camera as color format, exposure, saturation,...

[7]Hardware Abstraction Layer

3. Middleware layer: At this layer can be RTOS or libjpeg. In this system, the libjpeg is used to convert raw data images to standard jpeg images.

4. Application layer: To control the system easier, the software needs to build some functions. Several functions are capture, stop-capture, change camera characterized. Functional tools will be updated in the following section.

1.5.4 Software implementation

Capture and transmission timing

To optimize in the best way, the stage of one frame process doesn't take place sequentially. It must process continuously. After the system starts to capture the image, the CPU will process line by line the image. The jpeg image will be transmitted when the processing have already done.
After set up DMA for Uart transmission, the software will get started new capturing. Therefor, the frame rate will be increased.



Figure 1.22: *Capture and transmission timing*