

Lab Overview (1/3)

- **Goal:** Implement pipelined CPU design with Verilog
 - Addition of pipeline registers for intermediate values
 - New units (forwarding unit, hazard detection unit)

