
CS210 - Digital Systems Design

Lab 7

Negative Edge-triggered T Flip-Flop with an Asynchronous Reset

> Interface Diagram

INTERFACE Diagram of T-Flep Flop



T: Input Data

R: Reset

Q: Output

CLK: Clock Input.

Functionality


If R=1; Arrespective of T'value,
value of 'Q' = 'O'

If
$$R = 0$$
;

and $T = 0 \Rightarrow Q(t+1) = Q(t)$

and $T = 1 \Rightarrow Q(t+1) = Q(t)$

> Simulation Waveform



➤ Architecture of TFF

```
F 1904119.lab7.Q1xhdl ×

F 1904119.lab7.Q1xhdl
```

Sanjay Marreddi, 1904119.

----The End-----