


CS210 - Digital Systems Design

Lab 7

Negative Edge-triggered T Flip-Flop with an Asynchronous Reset

➤ Interface Diagram

INTERFACE Diagram of T-Flip Flop



Ports

T: Input Data

R: Reset

Q: Output

CLK: clock Input.

Functionality


* If $R = 1$; Irrespective of 'T' value,
value of 'Q' = '0'

* If $R = 0$;

→ and $T = 0 \Rightarrow Q(t+1) = Q(t)$

→ and $T = 1 \Rightarrow Q(t+1) = Q'(t)$

➤ Simulation Waveform



➤ Architecture of TFF

```
1904119_lab7_Q1.vhdl X
1904119_lab7_Q1.vhdl
-- Creating an entity for Toggle Flip Flop.
4
5
6 -- Importing the required Library and Packages.
7 library IEEE;
8 use IEEE.std_logic_1164.all;
9 use IEEE.numeric_std.all;
10
11
12 -- Creating an entity for Toggle Flip Flop.
13 entity TFF is
14     port(CLK: in std_logic;
15          T: in std_logic ;
16          R: in std_logic ;
17          Q: out std_logic );
18 end TFF;
19
20
21 -- Defining a Behavioural architecture of Toggle Flip Flop.
22 architecture Behav of TFF is
23 begin
24     proc: process (CLK,R) is
25     begin
26         if R= '1' then -- Giving Higher Priority to Reset leads to Asynchronous Reset.
27             Q <= '0';
28         else
29             if CLK'event and CLK = '0' then -- It is Negative Edge Triggered since we kept CLK = '0'
30                 if T = '1' then
31                     Q <= not Q;
32                 end if;
33             end if;
34         end if;
35     end process proc;
36 end Behav;
37
```

Sanjay Marreddi,
1904119.

-----The End-----