# Important Problematic Questions for University Exam



EDULINE

Prepared By Mr. EBIN PM, AP, IESCE

#### **MODULE 1** Q1: A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count: Instruction Instruction Cycles per Count Instruction Type Integer 45.000 1 arithmetic Data transfer 32.000 Floating point 15.000 2 Control 8000 transfer Determine the effective CPI, MIPS rate, and execution time for this program.

Prepared By Mr.EBIN PM, AP, IESCE

- MIPS rate= f/CPI\*10<sup>6</sup> = 40/ 1.55\*10<sup>6</sup> = 40\*10<sup>6</sup>/1.55\*10<sup>6</sup> = 25.8
- Given f=40 MHz  $\rightarrow \tau = 1/40$

 $T = Ic * CPI * \tau$ 

= 100000\*1.55\*1/40

= 100000\*1.55\*0.025

= 3875

= 3.875 ms

Prepared By Mr.EBIN PM, AP, IESCE

EDULINE

5

### **Q2**:

3 enhancement with the following speed up are proposed for a new architecture

- Speedup  $_1 = 30$
- Speedup  $_2$  = 20
- Speedup  $_3 = 15$

If enhancement 1 and 2 are each usable for 25% of the time, what fraction of the time must enhancement 3 be used to achieve an overall speed up of 10?

Prepared By Mr.EBIN PM, AP, IESCE

EDULINE

6

nstruction Type	Instruction Count	Cycles per Instruction	cycles
Integer arithmetic	45,000	1	45000
Data transfer	32,000	2	64000
Floating point	15,000	2	30000
Control transfer	8000	2	16000

- Total no: of cycles required to execute complete program
  - **→** 45000+64000+30000+16000
  - → 155000 cycles

C=155000 cycles

• Effective CPI= C/Ic

→ 155000/100000

CPI = 1.55

Prepared By Mr.EBIN PM, AP, IESCE

EDULINE

4

Ans:
$$Speed wp = \left(1 - Feachers + Feachers$$

## **MODULE 2**

Q: Consider the design of a 3 level memory hierarchy with following features

Memory level	Access time	Capacity	Cost/kbyte
Cache	t1= 25 ns	s1= 512 Kbytes	c1= \$1.25
Main memory	t2= unknown	s2= 32 Mbytes	c2= \$.2
Disk array	t3= 4 ms	s3= <b>unknown</b>	c3= \$0.0002

• Aim is to achieve effective memory access time Teff=850 ns

Cache hit ratio  $h_1 = 0.98$ 

Main memory Hit ratio  $h_2 = 0.99$ 

Disk array hit ratio  $h_3 = 1$ 

Total cost is upper bounded by\$15000

Calculate the unknown specifications based on the given conditions?

Prepared By Mr.EBIN PM, AP, IESCE

EDULINE

### Q3:

Determine the frequency of the pipeline if the stage delays are  $\tau 1 = 3$ ns,  $\tau 2 = \tau 3 = 5$ ns and  $\tau 4 = 8$ ns and the latch delay is 1 ns.

Prepared By Mr.EBIN PM, AP, IESCE

$$\tau_{max} = 8 \text{ns}$$
 $d = 1 \text{ns}$ 
 $\tau = \tau_{max} + d = 8 \cdot 10^{-9} + 1 \cdot 10^{-9} = 9 \cdot 10^{-9}$ 

$$f = \frac{1}{\tau} = \frac{1}{9 \cdot 10^{-9}} = 111.11 \text{ MHz}$$

EDULINE

17

```
• C_{\text{total}} = c_1 \, s_1 + c_2 \, s_2 + c_3 \, s_3 <= 15000
15000 = 1.25 \cdot 512 + .2 \cdot 32000 + .0002 \cdot s_3
15000 = 640 + 6400 + .0002 \cdot s_3
.0002 \cdot s_3 = 15000 - 640 - 6400
= 7960 / .0002
= 39800000 \times 10^{-6}
s_3 = 39.8

Prepared By Mr. EBIN PM, AP, IESCE
```

```
T_{eff} = h_1 t_1 + (1 - h_1) h_2 t_2 + (1 - h_1)(1 - h_2) h_3 t_3
T_{eff} = h1 t_1 + (1 - h_1) h_2 t_2 + (1 - h_1)(1 - h_2) h_3 t_3 <= 850 \text{ ns}
850 \times 10^{-9} = .98 \times 25 \times 10^{-9} + .02 \times .99 \times t_2 + .02 \times .01 \times 14 \times 10^{-3}
850 \times 10^{-9} = 24.5 \times 10^{-9} + .0198 \times 12 + .0008 \times 10^{-3}
.0198 \times 10^{-9} = 24.5 \times 10^{-9} - .0008 \times 10^{-3}
= 825.5 \times 10^{-9} - .0008 \times 10^{-3}
= 825.5 \times 10^{-9} - .0008 \times 10^{-9}
= 25.5 \times 10^{-9} - 800 \times 10^{-9}
= 25.5 \times 10^{-9} / .0198
t_2 = 1287 \times 10^{-9}
```