Explanation of RTL Code - (Synchronous & Ifo)

```
module name fifo define all
                                       port names. First visualize the FIFO buffer stauture before writing RTL code.
module fifo(
 input rst, clk, wr_en, rd_en,
 input [7:0] data_in,
 output reg [7:0] data_out,
 output reg empty, full,
                                              Empty flag
 output reg [7:0] counter
                                            full flag
                                            wx-bantex
reg [3:0] rd ptr, wr ptr;
                           (//8 bit in 8 location ,8 byte FIFO > Every location 8-bit
reg [7:0] buf_mem[7:0];
//Empty and Full logic ,tells wheather fifo is full or empty
                                   counter counts according to legic and tells if FIFO 1's empty at full.

Bullow nm A...
   Full and empty flag logic)
always @(counter)
begin
                                   Buffer empy > no read can happen
Buffer full > no write can occur.
empty <= (counter == 0);
full <= (counter == 8);
end
 ountly logic.
```

```
//Counter logic
always @(posedge clk or posedge rst) begin
if (rst)
       counter <= 0;
else if ((wr_en && !full) && (rd_en && !empty))
       counter <= counter;</pre>
```

```
fifo country
                                                               decides when
else if (wr en &&!full)
                                                                 to activate
       counter <= counter + 1;
                                                               full and empty
flag according to
the sloge:
else if (rd en && !empty)
       counter <= counter - 1;</pre>
else counter <= counter;
end
                                                          To read the data
from FIFO.

where rd-ptr 18
available that data
will be retrieved.
//Read logic
  always @(posedge clk or posedge rst) begin
    if (rst)
      data_out <= 0;
    else if (rd_en && !empty)
      data out <= buf mem[rd ptr];
  else data_out <= data_out;
end
// Write logic
  always @(posedge clk or posedge rst) begin
    if (wr en &&!full)
      buf_mem[wr_ptr] <= data_in;</pre>
                                                              the given location where we-ptx 1'8 avoil lable.
       else buf_mem[wr_ptr] <= buf_mem[wr_ptr];
  end
// Pointer logic
  always @(posedge clk or posedge rst) begin
```

```
if (rst) begin
  wr_ptr <= 0;
  rd_ptr <= 0;
end else begin
  if (wr_en && !full)
    wr_ptr <= wr_ptr + 1;
        else wr_ptr <= wr_ptr;
  if (rd_en && !empty)
    rd_ptr <= rd_ptr + 1;
        else rd_ptr <= rd_ptr;
  end
end</pre>

    manage both
    bornter read
    bornter
    vead pointer
    read pointer
```

endmodule

In Synchronous FIFO write and read happens at Same clock.