
Release 14.7 Trace (nt64)

Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Async_FIFO.twx Async_FIFO.ncd -o Async_FIFO.twr
Async FIFO.pcf -ucf Async FIFO.ucf

Design file: Async_FIFO.ncd Physical constraint file: Async_FIFO.pcf

Device, package, speed: xc7a100t, csg324, C, -3 (PRODUCTION 1.10 2013-10-13)

Report level: verbose report

Environment Variable Effect

NONE No environment variables were set

INFO:Timing:2698 - No timing constraints found, doing default enumeration.

INFO:Timing:3412 - To improve timing, see the <u>Timing Closure User Guide (UG612).</u>
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
 option. All paths that are not constrained will be reported in the
 unconstrained paths section(s) of the report.

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model. For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.

Data Sheet report:

All values displayed in nanoseconds (ns)

Setup/Hold to clock rd clk

	Max Setup to clk (edge)	Process Corner	Max Hold to clk (edge)	Process Corner	 Internal Clock(s)	Clock Phase
reset	0.409(R)	FAST	1.205(R)	SLOW	rd_clk_BUFGP	0.000

Setup/Hold to clock wr clk

Source	+ Max Setup to clk (edge)		+ Max Hold to clk (edge)		 Internal Clock(s)	++ Clock Phase
reset	1.292(R)	FAST	0.756(R)	SLOW	wr_clk_BUFGP	0.0001

Clock rd_clk to Pad

Destination			Process Corner	İ	n (fastest) clk (edge) to PAD	Corner	 Internal Clock(s)	,	Clock Phase
data out<0>	•	9.903(R)	SLOW	i	4.260(R)	FAST	rd clk BUFGP	i	0.0001
data_out<1>	1	9.760(R)	SLOW	1	4.169(R)	FAST	rd_clk_BUFGP		0.000
data_out<2>	1	9.746(R)	SLOW		4.140(R)	FAST	rd_clk_BUFGP		0.000
data_out<3>	1	9.824(R)	SLOW		4.212(R)	FAST	rd_clk_BUFGP		0.000
data_out<4>	1	9.858(R)	SLOW		4.241(R)	FAST	rd_clk_BUFGP		0.000
data_out<5>	I	9.804(R)	SLOW		4.198(R)	FAST	rd_clk_BUFGP		0.000
data_out<6>	I	8.988(R)	SLOW		3.695(R)	FAST	rd_clk_BUFGP		0.000
data_out<7>	I	9.444(R)	SLOW		4.014(R)	FAST	rd_clk_BUFGP		0.000
r_empty		9.665(R)	SLOW	1	3.777(R)	FAST	rd_clk_BUFGP		0.000

Clock wr clk to Pad

Destination	Max (slowest) clk (edge) to PAD	Process Corner	(edge) to PAD		 Internal Clock(s)	İ	Clock Phase
data_out<0> data_out<1>	9.167(R)	SLOW SLOW	 	4.043(R) 3.936(R)	FAST	wr_clk_BUFGP wr_clk_BUFGP		0.000

w_full | 10.009(R)| SLOW | 4.015(R)| FAST |wr_clk_BUFGP | 0.000| ------Clock to Setup on destination clock rd clk -----+ | Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| -----+ rd_clk | 1.861| | wr_clk | 1.941| | 1 Clock to Setup on destination clock wr_clk -----+ | Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock | Dest:Rise|Dest:Fall|Dest:Fall| -----+ -----+ Analysis completed Sat Aug 14 13:09:48 2021 Trace Settings:

Peak Memory Usage: 5002 MB

Trace Settings