```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
--> Reading design: BrentKung16bit.prj
TABLE OF CONTENTS
 1) Synthesis Options Summary
 2) HDL Parsing
 3) HDL Elaboration
 4) HDL Synthesis
      4.1) HDL Synthesis Report
 5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
 6) Low Level Synthesis
 7) Partition Report
 8) Design Summary
      8.1) Primitive and Black Box Usage
      8.2) Device utilization summary
      8.3) Partition Resource Summary
      8.4) Timing Report
          8.4.1) Clock Information
          8.4.2) Asynchronous Control Signals Information
          8.4.3) Timing Summary
          8.4.4) Timing Details
          8.4.5) Cross Clock Domains Report
______
                   Synthesis Options
______
---- Source Parameters
                              : "BrentKung16bit.prj"
Input File Name
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                              : "BrentKung16bit"
```

: NGC Output Format

Target Device : xc7a100t-3-csg324

---- Source Options

---- Source Options

Top Module Name : BrentKung16bit
Automatic FSM Extraction : YES

FSM Encoding Algorithm : Auto
Safe Implementation : No Safe Implementation : No FSM Style
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction : YES
: Auto FSM Style : LUT ROM Style Resource Sharing Asynchronous To Synchronous : NO
Shift Register Minimum Size Use DSP Block : Auto
Automatic Register Balancing : No

---- Target Options

: Auto LUT Combining Reduce Control Sets : Auto Add IO Buffers : YES Add 10 Buffers Global Maximum Fanout Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 32
Register Duplication : YES Optimize Instantiated Primitives : NO Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

: Speed Optimization Goal : 1 Optimization Effort rower Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores

Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Mai

Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100

DSP48 Utilization Ratio : 100 Auto BRAM Packing : NO : 5 Slice Utilization Ratio Delta ______ === ______ HDL Parsing ______ Analyzing Verilog file "F:\Software files\Quartus files\self projects\Brent Kung\PROP.v" into library work Parsing module <PROP>. Analyzing Verilog file "F:\Software files\Quartus files\self projects\Brent Kung\GEN.v" into library work Parsing module <GEN>. Analyzing Verilog file "F:\Software files\Quartus files\self projects\Brent Kung\BlackCell.v" into library work Parsing module <BlackCell>. Analyzing Verilog file "F:\Software files\Quartus files\self projects\Brent Kung\BrentKung16bit.v" into library work Parsing module <BrentKung16bit>. ______ HDL Elaboration ______ Elaborating module <BrentKung16bit>. Elaborating module <GEN>. Elaborating module <PROP>. Elaborating module <BlackCell>. ______

Synthesizing Unit <BrentKung16bit>.

Synthesis

HDL

```
Related source file is "F:\Software files\Quartus files\self
projects\Brent Kung\BrentKung16bit.v".
   Summary:
Unit <BrentKung16bit> synthesized.
Synthesizing Unit <GEN>.
   Related source file is "F:\Software files\Quartus files\self
projects\Brent Kung\GEN.v".
   Summary:
     no macro.
Unit <GEN> synthesized.
Synthesizing Unit <PROP>.
   Related source file is "F:\Software files\Quartus files\self
projects\Brent Kung\PROP.v".
   Summary:
Unit <PROP> synthesized.
Synthesizing Unit <BlackCell>.
   Related source file is "F:\Software files\Quartus files\self
projects\Brent Kung\BlackCell.v".
   Summary:
     no macro.
Unit <BlackCell> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Xors
                                        : 17
1-bit xor2
                                        : 16
16-bit xor2
______
===
______
===
                Advanced HDL
Synthesis
______
===
______
Advanced HDL Synthesis Report
```

Macro Statistics

# Xors	: 17
1-bit xor2 16-bit xor2	: 16 : 1
===	
	=======================================
===	
* Low Le Synthesis	vel *
===	
Optimizing unit <brentkung16bit></brentkung16bit>	•••
Mapping all equations Building and optimizing final ne Found area constraint ratio of 1 actual ratio is 0.	tlist 00 (+ 5) on block BrentKung16bit,
Final Macro Processing	
=== Final Register Report	
Found no macro	
===	
=== * Part	ition
Report	*
===	
Partition Implementation Status	
Partition Implementation Status No Partitions were found in th	is design.
No Partitions were found in th	is design.
	is design.
No Partitions were found in th	is design.
No Partitions were found in th	

===

Top Level Output File Name : BrentKung16bit.ngc

Primitive and Black Box Usage:

BELS : 24 # LUT3 : 8 LUT5 : 16 # IBUF # OF # IO Buffers : 50 : 33 : 17

Device utilization summary:

Selected Device: 7a100tcsg324-3

Slice Logic Utilization:

24 out of 63400 0% 24 out of 63400 0% Number of Slice LUTs: Number used as Logic:

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 24

Number with an unused Flip Flop: 24 out of 24 100%

Number with an unused LUT: 0 out of 24 0%

Number of fully used LUT-FF pairs: 0 out of 24 0%

Number of unique control sets: 0

IO Utilization:

Number of IOs: 50 50 out of 210 23% Number of bonded IOBs:

Specific Feature Utilization:

______ Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found

Maximum combinational path delay: 4.215ns

Timing Details:

All values displayed in nanoseconds (ns)

===

Timing constraint: Default path analysis

Total number of paths / destination ports: 321 / 17

Delay: 4.215ns (Levels of Logic = 10)

Source: a<1> (PAD)
Destination: Sum<15> (PAD)

Data Path: a<1> to Sum<15>

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O LUT5:I0->O LUT5:I4->O LUT5:I3->O LUT5:I4->O LUT5:I3->O LUT5:I3->O LUT5:I3->O	2 3 3 3 3 3 3 3	0.001 0.097 0.097 0.097 0.097 0.097	0.688 0.305 0.389 0.305 0.389 0.305 0.389	a_1_IBUF (a_1_IBUF) C<2>1 (C<2>) C<4> (C<4>) C<6>1 (C<6>) C<8> (C<8>) C<10>1 (C<10>) C<12> (C<12>)
LUT5:I3->0 LUT5:I3->0 OBUF:I->0	3 1	0.097 0.097 0.000	0.389	Cout11 (Cout1) Cout2 (Cout_OBUF) Cout_OBUF (Cout)

Total 4.215ns (0.777ns logic, 3.439ns route)

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)