

S3 LCD MOD 4

PREPARED BY
ANJALI RAJAN
AP/ECE
IESCE







Logic circuits are classified into two groups:


Combinational logic circuits

Logic gates make decisions

Basic building blocks include Gates:










Sequential logic circuits

Flip Flops have memory

Basic building blocks include FLIP-FLOPS:












Combinational Circuits Vs Sequential Circuits







Combinational Circuits Vs Sequential Circuits

Combinational Circuits

✓ In combinational circuits, the output variables at any instant of time are dependent only on the present input variables.

- Sequential Circuits
- ✓ In sequential circuits, the output variables at any instant of time are dependent not only on the present input variables but also past output variables.

- ✓ Memory unit is not required in combinational circuits.
- ✓ Memory unit is required to store the past history.





Combinational Circuits Vs Sequential Circuits

Combinational Circuits

Sequential Circuits

- ✓ Combinational circuits are faster because the delay between the input and is output due to propagation delay of gates only.
 - ✓ Sequential circuits are slower than combinational circuits.

- ✓ Combinational circuits are easy to design.
- ✓ Sequential circuits are comparatively harder to design.





Classification of sequential circuits

1. Synchronous sequential ckts:

2. Asynchronous sequential ckts:





What is exactly Memory?

>A memory should support at least three operations:


✓ It should be able to hold a value

✓ You should be able to read the value that is saved

✓ You should be able to change that value




✓ Latch are the bi-stable devices which responds to the change of input logic levels as they occur.



It is said to be in SET state if output Q is High It is said to be in RESET state if output Q is Low











S	R	Q_n	Q _{n+1}	State	
0	0	0	0	No Chango	
0	0	1	1	No Change	
0	1	0	0	Docot	
0	1	1	0	Reset	
1	0	0	1	Cot	
1	0	1	1	Set	
1	1	0	X	Indetermine	
1/11/2018	1	1 e Visit : Ki	X	Use Policy	



Winkerton-cessequential/Logic Circuit

- ✓ Triggering Methods: Edge Trigger & Level Trigger.
- ✓ SR Flip Flops: SR Flip Flop, Clocked SR FF with preset & clear,

 Drawbacks of SR FF
- ✓ JK Flip Flops: Clocked JK FF with preset & clear, Race around condition in JK FF, Master Slave JK FF, D and T type Flip Flop, Excitation Tables of Flip Flops, Block schematic and function table





- ✓ A clock is a special device that whose output continuously alternates between 0 and 1.
- ✓ The time it takes the clock to change from 1 to 0 and back to 1 is called the clock period, or clock cycletime.
- ✓ Clocks are often used to synchronize circuits.





Triggering




- ✓ Sequential circuits are dependent on clock pulses applies to their inputs.
- ✓ The result of flip-flop responding to a clock input is called clock pulse triggering, of which there are four types. Each type responds to a clock pulse in one of four ways:-
 - High level triggering
 - Low level triggering
 - Positive edge triggering
 - Negative edge triggering






✓ A flip flop who responds to a clock signal during the time at which it is in the logic High state.







✓ A flip flop who responds to a clock signal during the time at which it is in the logic Low state.








✓ A flip flop who responds to a clock signal during Low to High transition of clock pulse.


Triggers on this edge of clock pulse







✓ A flip flop who responds to a clock signal during High to Low transition of clock pulse.







- Winker by-cest equential Alogic Circuit

- ✓ Triggering Methods: Edge Trigger & Level Trigger.
- ✓ SR Flip Flops: SR Flip Flop, Clocked SR FF with preset & clear,

 Drawbacks of SR FF
- ✓ JK Flip Flops: Clocked JK FF with preset & clear, Race around condition in JK FF, Master Slave JK FF, D and T type Flip Flop, Excitation Tables of Flip Flops, Block schematic and function table





✓ **Gates** are the building block of the **logic circuits**.

Their primary function is to perform decision making operations.


✓ Flip-flops are the building blocks of the digital circuits. Their primary function is to store the binary bits.



- ✓ A flip-flop is a bi-stable device, with inputs, that remains in a given state as long as power is applied and until input signals are applied to cause its output to change.
- ✓ There are four basic different types of flip-flops:
 - SR Flip Flop
 - D Flip Flop
 - JK Flip Flop
 - T Flip Flop







Circuit Diagram

Symbol




SR Flip Flop

Logic	c Table	Present o/p Nex		Next o/p	lext o/p	

S	R	\mathbf{Q}_{n}	Q_{n+1}	State
0	0	0	X	Indetermine
0	0	1	X	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	0	No Change
1	1	1	1	












Logic Table

CLK	S	R	Q	\overline{Q}	State
	0	0	Q	\overline{Q}	No Change
	0	1	0	1	Reset
	1	0	1	0	Set
	1	1	X	X	Prohibited
	X	X	Q	\overline{Q}	No Change





- ✓ The S and R (for SR FF), D (for D FF), J and K (JK FF),
 and so on....,inputs are control inputs.
- ✓ These inputs are also called "Synchronous Inputs"
 because the action of these inputs are
 synchronized with the action of clock.
- ✓ The flip flop changes state only on the application
 of clock signal.







Asynchronous Inputs

- ✓ In addition to synchronous inputs the flip flops have one or more asynchronous inputs .
- ✓ These asynchronous inputs operate independently
 of control and clock input.
- ✓ Two asynchronous inputs are \overline{PRESET} and \overline{CLEAR}
- ✓ These are mostly active LOW inputs.














Asynchronous Inputs: PRESET and $C\overline{LEAR}$

Sr. No.	Action	Function/Operation
1	$\overline{PRESET} = 1$ $\overline{CLEAR} = 1$	Both these asynchronous inputs are inactive. The flip flop responds to synchronous inputs.
2	$\overline{PRESET} = 0$ $\overline{CLEAR} = 1$	The PRESET is activated and Q is immediately set to 1 irrespective of synchronous inputs. The clock input cannot affect the flip flop when PR=0.
3	$\overline{PRESET} = 1$ $\overline{CLEAR} = 0$	The CLEAR is activated and Q is immediately cleared to 0 irrespective of synchronous inputs. The clock input cannot affect the flip flop when CR=0.
4	$\overline{PRESET} = 0$	This condition should not be used as it leads to race condition
	CLEAR = 0	





Clocked SR Flip Flop with Clear and Preset Inputs



	Inputs						Commont	
CLK	\overline{CR}	\overline{PR}	S	R	Q	\overline{Q}	Comment	
	1	1	0	0	Q	Q	No Change	
	1	1	0	1	0	1	Reset	
	1	1	1	0	1	0	Set	
	1	1	1	1	X	X	Invalid	
X	0	1	Х	Х	0	1	Clear	
X	1	0	X	Х	1	0	Preset	
X	0	0	X	Х	Х	Х	Invalid	



Synchronous Sequential Circuits Vs Asynchronous Sequential Circuits

Synchronous Seq Circuits Asynchronous Seq Circuits

- ✓ In Synchronous circuits, memory elements are clocked FFs.
 - ✓ In Asynchronous circuits, memory elements are either unclocked FFs or time delay elements.

- ✓ In Synchronous circuits, the change in input signals can affect memory elements upon activation of clock signals.
- ✓ In Asynchronous circuits, the change in input signals can affect memory elements at any instant of time.





Synchronous Sequential Circuits Vs Asynchronous Sequential Circuits

Synchronous Seq Circuits Asynchronous Seq Circuits

- ✓ The maximum operating speed of the clock depends on time delays involved
- ✓ Because of the absence of the clock, asynchronous circuits can operate faster than synchronous circuits.

✓ Easier to design

✓ More difficult to design





Drawbacks of SR Flip Flop


✓ If both inputs are pulled down to logic level 0,

both outputs will be at logic level 1. This state


should not be allowed to occur in flip-flops.







Circuit Diagram of Level Triggered JK Flip Flop



Symbol






Level Triggered JK Flip Flop

Inputs			Out	tputs	Ctata	
CLK	J	К	Q_{n+1}	\overline{Q}_{n+1}	State	
0	Х	Х	Q_n	\overline{Q}_n	Flip Flop is Disabled	
1	0	0	Q_n	\overline{Q}_n	(No Change)	
1	0	1	0	1	Reset	
1	1	0	1	0	Set	
1	1	1	\overline{Q}_n	Q_n	Toggle	







Timing Diagram of Level Triggered JK Flip Flop







Circuit Diagram of Edge Triggered JK Flip Flop








Edge Triggered JK Flip Flop

	Inputs		Outputs		Ctata
CLK	J	К	Q_{n+1}	\overline{Q}_{n+1}	State
0 or 1	Х	Х	Q_n	\overline{Q}_n	
1	X	X	Q_n	\overline{Q}_n	Flip Flop is Disabled (No Change)
↑	0	0	Q_n	\overline{Q}_n	
↑	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	\overline{Q}_n	Q_n	Toggle






Inputs		Output		Commont
CLK	D	Q_{n+1}	\overline{Q}_{n+1}	Comment
0	X	Q_n	\overline{Q}_n	Last Value or No Change
1	0	0	1	Reset
1	1	1	0	Set





D Flip Flop with Preset and Clear Inputs



41




D Flip Flop with Preset and Clear Inputs


	Inputs				put	Commont
\overline{PR}	\overline{CR}	CLK	D	Q_{n+1}	\overline{Q}_{n+1}	Comment
0	0	X	X	\overline{Q}_n	Q_n	Avoid
0	1	X	X	1	0	Preset
1	0	X	Х	0	1	Clear
1	1	0	Х	Q_n	\overline{Q}_n	No Change
1	1	1	0	0	1	Reset
1	1	1	1	1	0	Set





T Flip Flop










Inputs		Output		Commont
CLK	Т	Q_{n+1}	\overline{Q}_{n+1}	Comment
0	X	Q_n	\overline{Q}_n	No Change
1	0	Q_n	\overline{Q}_n	No Change
1	1	\overline{Q}_n	Q_n	Toggle





T Flip Flop with Preset and Clear Inputs







T Flip Flop with Preset and Clear Inputs

	Inputs			Out	put	Commont
\overline{PR}	\overline{CR}	CLK	T	Q_{n+1}	$\overline{Q_{n+1}}$	Comment
0	0	X	X	\overline{Q}_n	Q_n	Avoid
0	1	X	Χ	1	0	Preset
1	0	X	Χ	0	1	Clear
1	1	0	X	Q_n	\overline{Q}_n	No Change
1	1	1	0	Q_n	\overline{Q}_n	No Change
1	1	1	1	\overline{Q}_n	Q_n	Toggle





Applications of Flip Flops

- ✓ Elimination of Keyboard Debounce
- ✓ As a memory element
- ✓ In various types of registers
- ✓ In counters
- ✓ As delay element
- ✓ Parallel Data storage
- ✓ Serial Data Storage
- ✓ Serial to Parallel Conversion
- ✓ Parallel to Serial Conversion
- ✓ Frequency Division





Excitation Tables of Flip Flops

✓ Logic tables show the state of the output(s) of a logic circuit as a function of its inputs at the same time.

✓ Since, clocked digital systems have memory,

their behavior depends on inputs in the past

as well as the present values of the inputs.





Excitation Tables of Flip Flops

- Thus, flip-flops cannot be described by simple truth tables. Instead, we use excitation or transition tables. These show:
 - \checkmark output before the clock transition often labelled Q_n
 - ✓ inputs at the clock transition such as S and R
 - ✓ occasionally the type of clock transition positive/negative edge-triggered
 - ✓ the resulting output after the clock transition often labelled Q_{n+1}
- It is important to remember that Q_n and Q_{n+1} describe the same signal but at different times. The notation can vary, e.g. Q_0 and Q instead.





Excitation Table of SR Flip Flop

S	R	Q _{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	5

Truth Table

Present State O/P	Next State O/P	Require	d Inputs
Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0





- O → 0 transition: If the present state of the FF is 0 and if it has to remain 0 when a clock pulse is applied, the inputs can be either S=0, R=0 (no change condition) or S=0, R=1 (Reset condition). Thus, S has to be 0 but R can be either 0 or 1. So SR=0X for this transition.
- ✓ 0 → 1 transition: If the present state of the FF is 0 and if it has to go 1 state when a clock pulse is applied, the inputs have to be S=1 and R=0 (set condition). So SR=10 for this transition.



- ✓ 1 → 0 transition: If the present state of the FF is 1 and if it has to go to 0 state when a clock pulse is applied, the inputs have to be S=0 and R=1 (Reset condition). So SR=01 for this transition.
- ✓ 1 → 1 transition: If the present state of the FF is 1 and if it has to remain 1 when a clock pulse is applied, the inputs can be either S=0, R=0 (no change condition) or S=1, R=0 (set condition). Thus, R has to be 0 but S can be either 0 or 1. So SR=X0 for this transition.





Excitation Table of JK Flip Flop

J	К	Q _{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\overline{Q}_n

Truth Table

Present State O/P	Next State O/P	Require	d Inputs
Q _n	Q _{n+1}	J	К
0	0	0	X
0	1	1	Х
1	0	Х	1
1	1	Х	0





- ✓ 0 → 0 transition: The present state of the FF is 0 and it has to remain 0 after the clock pulse. This can happen with either J=0, K=0 (no change condition) or J=0, K=1 (reset condition). Thus, J has to be 0 but K can be either 0 or 1. So JK=0X for this transition.
- ✓ 0 → 1 transition: The present state of the FF is 0 and it has to go 1 state after the clock pulse. This can happen with either J=1, K=0 (set condition) or J=1, K=1 (toggle condition). Thus, J has to be 1 but K can be either 0 or 1. So JK=1X for this transition.





- ✓ 1 → 0 transition: The present state of the FF is 1 and it has to go to 0 after the clock pulse. This can happen with either J=0, K=1 (reset condition) or J=1, K=1 (toggle condition). Thus, K has to be 1 but J can be either 0 or 1. So JK=X1 for this transition.
- ✓ 1 → 1 transition: The present state of the FF is 1 and it has to remain in 1 state after the clock pulse. This can happen with either J=0, K=0 (no change condition) or J=1, K=0 (set condition). Thus, K has to be 0 but J can be either 0 or 1. So JK=X0 for this transition.





Ktu	D ban	k
-----	--------------	---

D	Q _{n+1}
0	0
1	1

Truth Table

Present State O/P	Next State O/P	Required Inputs
Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1





Excitation Table of D Flip Flop

√ For a D Flip Flop, the next state is always equal

to the D input and it is independent of the

present state. Therefore, D must be 0 if Q_{n+1} has

to be 1 regardless of the value of Q_n .





Ktu**Q**bank

Т	Q _{n+1}	
0	Q _n	
1	\overline{Q}_n	

Truth Table

Present State O/P	Next State O/P	Required Inputs
Q _n	Q _{n+1}	Т
0	0	0
0	1	1
1	0	1
1	1	1





Excitation Table of T Flip Flop

✓ For a T Flip Flop, when the input T=1, the state of the Flip flop is complemented and when T=0, the state of the Flip Flop remains unchanged. Thus, for $0 \rightarrow 0$ and $1 \rightarrow 1$ transitions T must be 0 and for $0 \rightarrow 1$ and $1 \rightarrow 0$ transitions T

must be 1.





FLIP FLOP CONVERSIONS

- SR to D
- SR to JK
- SR to T
- JK to T
- JK to D
- JK to SR

- D to T
- D to SR
- T to D





PROCEDURE FOR CONVERSION

- 1. Draw the block diagram of the target flip flop from the given problem.
- 2. Write truth table for the target flip-flop.
- 3. Write excitation table for the available flip-flop.
- 4. Draw k-map for target flip-flop.
- 5. Draw the block diagram.





SR(Available) to D(Target) Flip flop Conversion

Truth table

Present Next Input state state D Qn Qn+1 0 0 0 0

Present state	Next state	Flip flop Inputs	
Qn	Qn+1	S	R
0	0	0	X
0	0	0	1
0	1	1	0
1	1	Х	0







SR to D Flip flop Conversion

Conversion Table

Input	Present state	Next state	Flip flop Inputs		
D	Qn	Qn+1	S	R	
0	0	0	0	Х	
0	1	0	0	1	
1	0	1	1	0	
1	1	1	Х	0	

K- MAP SIMPLIFICATIO N










SR to D







SR(Available) to JK(Target) Flip-Conversion Table


Inp	out	Present State	Next State	Flip-Flop Inputs	
J	К	Qn	Qn+1	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	Х	0
1	1	0	1	1	0
1	1 For More	1 Visit : KtuQba	0 nk.com Fair	0 Use Policy	1





SR to JK


K-map Simplification







Logic Diagram (SR to JK)








SR(Available) to T(Target) Conversion Table

Input	Present state	Next state	Flip flop Inputs		
Т	Qn	Qn+1	S	R	
0	0	0	0	X	
0	1	1	X	0	
1	0	1	1	0	
1	1	O More Visit : K	0 tuObank.com	1 Fair Use Poli	


K- MAP SIMPLIFICATION







Logic Diagram (SR to T)




A T flip-flop using S-R flip-flop.





JK(Available) to T (Target)Conversion Conversion Table

Input	Present state	Next state	Flip flop Inputs		5
Т	Qn	Qn+1	J	K	
0	0	0	0	X	
0	1	1	X	0	
1	0	1	1	Х	
1	1	O More Visit	X : KtuQbank.c	1 om Fair Use	e Policy




K=T

K- MAP





Logic Diagram (JK to T)









JK(Available) to D(Target)Flip-flop Conversion

Conversion Table

Input	Present state	Next state Flip flop Inputs			
D	Qn	Qn+1	J	K	
0	0	0	0	X	
0	1	0	X	1	
1	0	1	1	х	
1	1 For	1 More Visit	X : KtuQbank.c	O om Fair Use	e Polic

K- MAP SIMPLIFICATION










Logic Diagram (JK to D)








D(Available) to T(Target)Flip-Flop

Conversion Table

Input	Present state	Next state	Flip flop Inputs
Т	Qn	Qn+1	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1 For Mor	O re Visit : KtuÇ	O bank.com Fair

K- MAP SIMPLIFICATION




D=T'Qn+TQn'





Logic Diagram(D to T)








T (Available) to D(Target) Flip-flop Conversion Table

Input	Present state	Next state	Flip flop Inputs
D	Q n	Qn+1	Т
0	0	0	0
0	1	0	1
1	0	1	1
1	1 For M	1 ore Visit : Ktu	O Qbank.com Fair

K- MAP SIMPLIFICATION



Use Policy





JK(Available) to SR(Target)Flip-flop conversion


Conversion Table

Input		Present State	Next State	Flip-Flop	o Inputs
S	R	Qn	Qn+1	J	К
0	0	0	0	0	Х
0	0	1	1	Х	0
0	1	0	0	0	Х
0	1	1	0	Х	1
1	0	0	1	1	Х
1	0	1	1	Х	0
1	1	0	Х	Х	Х
1	1 For Mo	1 ore Visit : Kt	X uQbank.com F	X air Use Polic	X





JK(Available) to **SR**(Target)Flip-flop conversion








JK to SR

Logic Diagram








D(Available) to SR(Target) Flip-Flop Conversion Table

Inp	out	Present State	Next State	Flip-Flo _l	o Inputs
S	R	Qn	Qn+1	J	K
0	0	0	0	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	X	X	Х
1	1 For Mo	1 ore Visit : Kt	X uObank.com E	X Tair Use Polic	X





K- MAP SIMPLIFICATION




D=R'Qn+S






Logic Diagram For D to SR








S R Flip to J K Flip Flop:








J K Flip to S R Flip Flop:








S R Flip to D Flip Flop:








D Flip to S R Flip Flop:








J K Flip to T Flip Flop:








J K Flip to D Flip Flop:







D Flip to J K Flip Flop:







Serial form of Data Vs Parallel Form of Data

- ✓ Data may be available in Parallel form or Serial form.
- ✓ Multi bit data is said to be in parallel form when all the bits are available (accessible) simultaneously.
- ✓ The data is said to be in serial form when data bits appear sequentially (one after another in time) at a single terminal.
- ✓ Data may also be transferred in parallel form or in serial form.





Data Transmission Serial/Parallel

- ✓ Parallel data transfer is the simultaneous transmission of all bits of data from one device to another.
- ✓ Serial data transfer is the transmission of one bit of data at time from one device to another.
- ✓ Serial data must be transmitted under the synchronization of a clock, since clock provides the means to specify the time at which each new bit is sampled





Register

- ✓ As a flip flop can store only one bit of data, a 0 or a 1, it is referred as a single bit register.
- ✓ When more bits of data are to be stored, a number of FFs used.
- ✓ A register is a set of FFs used to store binary data.
- ✓ The storage capacity of a register is the number of bits (1s and 0s) of digital data it can retain.
- ✓ A register may output data either in serial form or in parallel form.





Shift Register

- ✓ A shift register is a very important digital building blocks. It
 has innumerable applications.
- ✓ Shift registers are a type of logic circuits closely related to counters.
- ✓ They are used basically for storage and transfer of digital data.
- ✓ The basic difference between a shift register and a counter is that, a shift register has no specified sequence of states whereas a counter has a specified sequence of states.







Shift Registers


 Multi-bit register that moves stored data bits left/right (1 bit position per clock cycle)

Shift Left is towards MSB






□ Shift Right (or Shift Up) is towards MSB



Q_3	Q_2	Q_1	Q_0
RSI	0	1	1
		•	








Ir	Inputs		Output		Commont	
CL	<	D	Q_{n+1}	Q_{n+1}	Comment	
0		X	Q_n	\overline{Q}_n	Last Value or No Change	
1		0	0	1	Reset	
1		1	1	0	Set	



Basic Data Movements in Shift Registers





Ktu**Q**bank


Types of Shift Registers

- ✓ SISO Serial In Serial Out Shift Register
- ✓ SIPO Serial In Parallel Out Shift Register
- ✓ PISO Parallel In Serial Out Shift Register
- ✓ PIPO Parallel In Parallel Out Shift Register
- ✓ Bi-directional Shift Register
- ✓ Universal Shift Register





SISO – Serial In Serial Out Shift Register (Shift Left)








SISO – Serial In Serial Out Shift Register (Shift Left)

CL	K	Q_3	Q_2	Q_1	Q_0	Serial Input $D_{IN} = D_0$
Initia	ally	0	0	0	0	
1 st	←	0	0	0	1 ←	1
2 nd	\	0	0	1	1 ←	1
3 rd	→	0	1	1	1 ←	1
4 th	↓	1	1	1	1 ←	1




SISO – Serial In Serial Out Shift Register (Shift Left)





SISO – Serial In Serial Out Shift Register (Shift Right)








SISO – Serial In Serial Out Shift Register (Shift Right)


CLK	Serial Input D _{IN} = D ₀	Q_3	Q_2	$\mathbf{Q_1}$	Q_0
Initially		0	0	0	0
1 st ↓	1 ——	→ 1 <u> </u>	0	0	0
2 nd ↓	1 ——	→ 1 <u> </u>	1	0	0
3 rd ↓	1	→ 1 <u> </u>	1	1	0
4 th	1 ——	→ 1	1	1	1

SISO – Serial In Serial Out Shift Register (Shift Right)






SIPO – Serial In Parallel Out Shift Register








PIPO – Parallel In Parallel Out Shift Register







PISO – Parallel In Serial Out Shift Register







PISO – Parallel In Serial Out Shift Register

Load Mode:

- ✓ When the Shift / Load line is Low, the AND gates G1, G2
 and G3 become active. They will pass D1, D2, and D3
 bits to the corresponding Flip Flops.
- ✓ On the low going edge of clock, the binary inputs D0, D1, D2 and D3 will get loaded into corresponding flip flops. Thus parallel loading takes place.





PISO – Parallel In Serial Out Shift Register

Shift Mode:

- ✓ When the *Shift / Load* line is High, the AND gates G1, G2 and G3 become inactive. Hence parallel loading of data becomes impossible.
- ✓ But AND gates G4, G5 and G6 become active. Therefore the shifting of data from left to right bit by bit on application of clock pulses
- ✓ Thus the parallel in serial out operation takes place






✓ A bi directional shift register is one in which the data bits can be shifted from left to right or from right to left.











With M = 1: Shift Right Operation

- ✓ If M=1, then the AND gates 1,3,5 and 7 are enabled whereas the remaining AND gates 2,4,6 and 8 will be disabled.
- ✓ Hence the data at shift right input is shifted to right bit
 by bit from FF-3 to FF-0 on the application of clock
 pulses.
- ✓ Thus with M=1 we get the serial right shift operation.





With M = 0: Shift Left Operation

- ✓ If M=0, then the AND gates 2,4,6 and 8 are enabled whereas the remaining AND gates 1,3,5 and 7 will be disabled.
- ✓ Hence the data at shift left input is shifted to left bit by bit from FF-0 to FF-3 on the application of clock pulses.
- ✓ Thus with M=0 we get the serial left shift operation.





4 Bit Universal Shift Register

- ✓ A register capable of shifting in one direction only is a unidirectional shift register.
- ✓ One that can shift in both directions is a bidirectional shift register.
- ✓ If the register has both shifts and parallel load capabilities, it is referred to as a "Universal Shift Register".
- ✓ So universal shift register is a bidirectional shift register, whose input can be either in serial form or in parallel form and whose output also can be either in serial form or parallel form.








Figure 11.111 4-bit universal shift register.



4 Bit Universal Shift Register

Mode control				
S ₁	S ₀	Register operation		
0	0 ,	No change		
0	1	Shift right		
1	0	Shift left		
1	1	Parallel load		





A universal shift register can be realized using multiplexers. Figure 11.11 shows the logic diagram of a 4-bit universal shift register that has all the capabilities listed above. It consists of four D flip-flops and four multiplexers. The four multiplexers have two common selection inputs S₁ and S_0 . Input 0 in each multiplexer is selected when $S_1S_0 = 00$, input 1 is selected when $S_1S_0 = 01$, and input 2 is selected when $S_1S_0 = 10$ and input 3 is selected when $S_1S_0 = 11$. The selection inputs control the mode of operation of the register according to the function entries in Table 11.1. When $S_1S_0 = 0$, the present value of the register is applied to the D inputs of flip-flops. This condition forms a path from the output of each flip-flop into the input of the same flip-flop. The next clock edge transfers into each flip-flop the binary value it held previously, and no change of state occurs. When $S_1S_0 = 01$, terminal 1 of the multiplexer inputs have a path to the D inputs of the flip-flops. This causes a shift-right operation, with the serial input transferred into flip-flop FF_4 . When $S_1S_0 = 10$,





Applications of Shift Registers

- ✓ For temporary data storage
- ✓ As a delay line
- ✓ Parallel to Serial Converter
- ✓ Serial to Parallel Converter
- ✓ Ring Counter
- ✓ Twisted Ring Counter (Johnson Counter)






Counter

- ✓ A digital counter is a set of flip flops whose states changes in response to pulses applied at the input to counter.
- ✓ The FFs are interconnected such that their combined state at any time is the binary equivalent of the total number of pulses that have occurred up to that time.
- ✓ Thus, as its name implies, a counter is used to count pulses.







- Asynchronous or Ripple Counter: For these counters the external clock signal is applied to one Flip Flop and then the output of preceding flip flop is connected to the clock of the next flip flop.
- ✓ <u>Synchronous Counter:</u> In synchronous counters all the flip flops receive the external clock pulse simultaneously.







Asynchronous Counter

✓ Output of the preceding Flip Flop is connected to clock of the next Flip Flop.

- ✓ All the Flip Flops are not clocked simultaneously.
- ✓ Logic circuit is simple.

Synchronous Counter

- ✓ There is no connection between output of preceding Flip Flop and Clock of next one.
- ✓ All the Flip Flops receive clock signal simultaneously.
- ✓ With increase in number of states, the logic circuit becomes complicated.





Asynchronous Vs Synchronous Counter

Asynchronous Counter

✓ P.D. = n X (t_d) where n is \checkmark P.D. = $(t_d)_{FF} + (t_d)_{Gate}$, It is much number of Flip Flops and t_d is propagation delay of flip flop.


✓ Frequency of operation is low ✓ Frequency of operation is long because of the propagation delay

Synchronous Counter

shorter than that of asynchronous counter.

high due shorter to propagation delay.










Clock		Counter	Outputs	State	Decimal Equivalent	
		Q _B Q _A (LSB)		Number	of Counter Output	
Init	ially	0	0	_	0	
1 st	↓	0	1	1	1	
2 nd	↓	1	0	2	2	
3 rd	↓	1	1	3	3	
4 th	↓	0	0	4	0	








- ✓ Number of States: 2 Bit ripple counter has four distinct states of outputs namely 00,01,10 and 11.
 - In general the number of states = 2^n , where n is the number of flip flops.

- ✓ Maximum Count is 3 (decimal) i.e. 11 binary
 - In general the maximum count = (2^n-1)






- ✓ The state diagram of a counter represents the states of a counter graphically.
- ✓ For example, for a 2 bit ripple counter the state diagram is shown below.














	Flip Flop Outputs				Decimal	
Clock	Q _C (MSB)	Q_B	Q _A State (LSB)		Equivalent	
Initial	0	0	0	1	0	
1 st ↓	0	0	1	2	1	
2 nd	0	1	0	3	2	
3 rd	0	1	1	4	3	
4 th	1	0	0	5	4	
5 th ↓	1	0	1	6	5	
6 th ↓	1	1	0	7	6	
7 th ↓	1	1	1	8	7	
8 th	0	0	0	1	0	








Counter O/P

 $\mathbf{Q}_{\mathbf{C}} \mathbf{Q}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}}$


000	001	010	011	100	101	110	111	000
0	1	2	3	4	5	6	7	0























Design MOD-3 Asynchronous Counter

✓ Mod – 3 counter is a counter having three states i.e. 00, 01 and 10. After 10 it will return back to its original state 00.



- ✓ We have to design the reset logic which is a combinational circuit.
- ✓ The output of reset logic is applied to the clear inputs of flip flops. This is an active Low input.






Truth Table of Reset Logic

FF O	utputs	O/P of Reset Logic		
Q _B	Q _A	Υ		
0	0	1		
0	1	1		
1	0	1		
1	1	0		

K-map & Simplification for Reset Logic




$$Y = \overline{Q_B} + \overline{Q_A}$$

$$\therefore Y = \overline{Q_B Q_A}$$






Design MOD-3 Asynchronous Counter






Design MOD-3 Asynchronous Counter





Design MOD-5 Asynchronous Counter

✓ Mod – 5 counter is a counter having five states i.e. 000, 001,010,011 and 100. After 100 it will return back to its original state 000.



- ✓ We have to design the reset logic which is a combinational circuit.
- ✓ The output of reset logic is applied to the clear inputs of flip flops. This is an active Low input.




Design MOD-5 Asynchronous Counter

Truth Table of Reset Logic

State	FF	Outpu	O/P of reset	
	Qc	Q_B	\mathbf{Q}_{A}	logic Y
0	0	0	0	1
1	0	0	1	1
2	0	1	0	1
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	O cm.Wana.Nisi

K-map & Simplification for Reset Logic




$$Y = \overline{Q}_c + \overline{Q}_B \overline{Q}_A$$





Design MOD-5 Asynchronous Counter








Up Counter Vs Down Counter

✓ The counter which count is in up direction that means
the decimal equivalent of the counter output increases
(0, 1, 2,.....etc.) as it receives the clock pulses. Hence
such counters are called as "Up Counter".

✓ The counter which count is in down direction that means the decimal equivalent of the counter output decreases as it receives the clock pulses. Hence such counters are called as "Down Counter".













Clock		Counter	Outputs	State	Decimal Equivalent	
		Q _B Q _A (LSB)		Number	of Counter Output	
Init	ially	0	0	_	0	
1 st	↓	1	1	4	3	
2 nd	↓	1	0	3	2	
3 rd	↓	0	1	2	1	
4 th	↓	0	0	1	0	





















	Fli	p Flop Outp	uts			Decimal	
Clock	Q _c (MSB)	Q_{B}	Q _A (LSB)	State	Equivalent		
Initial	0	0	0	-		0	
1st ↓	1	1	1	8		7	
2 nd	1	1	0	7		6	
3rd	1	0	1	6		5	
4 th	1	0	0	5		4	
5 th	0	1	1	4		3	
6 th	0	1	0	3		2	
7 th	0	0	1	2		1	
8 th	0	0	0	1		0	
9 th	1	1	1	8		7	








Counter O/P

 $Q_C Q_B Q_A$

000	111	110	101	100	011	010	001	000
0	1	2	3	4	5	6	7	0
























- ✓ In Up/Down ripple counter, the counter can be used as UP counter as well as Down Counter.
- ✓ Up Counting Mode (M=0): The Q output of the preceding Flip Flop is connected to the clock of the next stage if up counting is to be achieved. For this mode, the mode select input M is at logic 0.
- ✓ Down Counting Mode (M=1): The $\overline{\mathcal{Q}}$ output of the preceding Flip Flop is connected to the clock of the next stage if down counting is to be achieved. For this mode, the mode select input M is at logic 1.





4 Bit Ripple Up/Down Counter



M=0: Up Counter

M=1: Down Counter





Disadvantages of Ripple Counter

- ✓ Every flip flop has its own propagation delay. In ripple counter the output of the previous flip flop is used as clock for the next flip flop. Hence the propagation delay goes on accumulating.
- ✓ The propagation delay goes on increasing with increase in number of flip flops.
- ✓ This will put a limitation on the maximum clock frequency.
- ✓ The frequency 'f' of a clock pulse for reliable operation of the counter is given by; $f \le \frac{1}{n(t_d) + T_s}$

Where n = number of flip flops

Ts = width of strobe pulse

td = propagation delay of one flip flop






Frequency Division in Ripple Counter

- ✓ In ripple counter, a flip flop in toggle mode divides the clock frequency by 2.
- ✓ That means the frequency of Q and Q output of a toggle flip flop is exactly half of the clock frequency.
- ✓ The concept of frequency division is observed in counters where flip flops used in toggle mode.



Frequency Division in Ripple Counter






- ✓ The modulus of a counter represents the **number of states** through which the counter progresses during its operation.
- ✓ So in general, an n bit ripple counter has MOD number:

$$\therefore MOD \text{ No.} = 2^{\text{n}}$$


- ✓ For example, 2 bit ripple counter is called as MOD-4 counter because the counter represents 4 states during its operation.
- ✓ For example, 3 bit ripple counter is called as MOD-8 counter because the counter represents 8 states during its operation.









Ring Counter



Ring Counter



















CLR	CLK	Q_3	Q_2	Q_1	Q_0	State Number	Decimal Equivalent
T	Initial	0	0	0	0	1	0
1	↓	0	0	0	1	2	1
1	↓	0	0	1	1	3	3
1	↓	0	1	1	1	4	7
1	↓	1	1	1	1	5	15
1	↓	1	1	1	0	6	14
1	↓	1	1	0	0	7	12
1	↓	1	0	0	0	8	8
1	→	0		0	O	1	0



















Using D Flip Flop







CLR	CLK	Q_3	Q_2	Q_1	Q_0
T	Initial	0	0	0	0
1	→	0	0	0	1
1	1	0	0	1	1
1	1	0	1	1	1
1	\	1	1	1	1
1	↓	1	1	1	0
1	\	1	1	0	0
1	J	1	0	0	0
1		0	0	0	0

