

ET8491 - Embedded systems and IoT Design.

Unit-I 8051 Microcontroller

DAY 1

* Microcontroller for an Embedded system.

To make a complete microcomputer system, only microprocessor is not sufficient. It is necessary to add other peripherals such as read only memory (ROM), read / write memory (RAM), decoders, drivers, number of input / output devices to make a complete microcomputer system. In addition, special purpose devices, such as interrupt controller, programmable timers, programmable I/O devices, DMA controllers may be added to improve the capability and performance and flexibility of a microcomputer system.

The microcontroller incorporates all the features that are found in microprocessor. However, it has also added features to make a complete microcomputer system on its own. The microcontroller has built-in ROM, RAM, parallel I/O, serial I/O, counters and a clock circuit.

Advantages:

- * Built-in peripherals have smaller access times hence speed is more.
- * Hardcore reduces due to single chip microcomputer system.
- * Less Hardcore, reduces PCB size and increases reliability of the system.

- The features are as follows:-
- 1) 4096 bytes of on-chip program memory.
 - 2) 188 bytes of on-chip data memory.
 - 3) four register banks.
 - 4) 128 user-defined寄存器映射 addresses.
 - 5) 64 registers for each program and external RAM.
 - 6) One microsecond instruction cycle with 12MHz clock.
 - 7) 32 bidirectional I/O lines organized as four 8-bit ports.
 - 8) Multiple mode, 16-bit speed programmable serial port.
 - 9) Two multiple mode, 16-bit timers/counters.
 - 10) Two-level prioritized interrupt structure.
 - 11) Full depth stack for subroutine return linkage and data.
 - 12) Direct byte and bit addressability.
 - 13) Binary or decimal arithmetic.
 - 14) Signed-binary division and parity computation.
 - 15) Hardware multiple divide is unique.
 - 16) Dedicated boolean processor for control applications.
 - 17) Upwardly compatible with existing software.

The 8051 is an 8-bit microcontroller designed by Intel.

Features of 8051 microcontroller:-


- It supports 8-bit binary operations.
- It includes 8031, 8051, 8052 and 8751
- It has optimized for 8-bit data and byte bit Boolean operations.

8051

*

* Architecture of 8051:-

Day. 2



Block diagram of 8051.


Central processing Unit:-

The CPU of 8051 consists of eight-bit arithmetic and logic unit with associated registers like A, B, PSW, SP, the sixteen-bit program counter and "Data pointer" (DPTR). Along with these registers it has a set of special function registers.

The 8051 has a 16-bit program counter. It is used to hold the address of memory location from which the instruction is to be fetched.

Data pointer (DPTR)

The data pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its function is to hold a 16-bit address. It may be manipulated as a 16-bit data register or as two independent 8-bit registers. It serves as a base register in indirect jumps, loops, table instructions and external data transfer. The DPTR does not have a single internal address; DPH (83H) and DPL (82H) have and external data transfer. The DPTR does not have a base register in indirect jumps, loops, table instructions or as two independent 8-bit registers. It serves as a address. It may be manipulated as a 16-bit data register and a 16-bit internal address.



Register B :-

Register B is an 8-bit register called accumulator to accumulate, an 8-bit B register is available on a general purpose register. It is used for addition to accumulator, an 8-bit B register is available on a general purpose register.

Instruction Counter :-

Source operand and result of the result of the addition, subtraction, multiplication and division instruction.

Register A (Accumulator) :-

It is an 8-bit register called accumulator. It holds a source operand and result of the addition, subtraction, multiplication and division instruction.

A and B CPU Registers :-

data types.

The square feature of 8051 architecture is that the ALU can also manipulate one bit as well as eight-bit data types.

8051 flag bits and PSW Register:-

The program status word (PSW) is also known as flag register.

B7	B6	B5	B4	B3	B2	B1	B0
CY	AC	FO	RS1	RS0	OV	-	P

The 8051 consists of following flags:-

- * CY - Carry flag :- This flag is set if there is an overflow out of bit 7. The carry flag also serves as a borrow flag for subtraction. In +
- * AC - Accumulator carry flag :- This flag is set if there is an overflow out of bit 3 i.e., carry from lower nibble to higher nibble (D3 bit to D4 bit).
- * FO - Available for user for general purpose.
- * RS1 - RS0 (Register Bank select) : They select the working register bank as follows:-


		Bank Selection
RS1	RS0	
0	0	00H - 07H
0	1	08H - 0FH
1	0	10H - 17H
1	1	18H - 1FH

- * Overflow flag :- This flag is set whenever the result of a signed number operation is too large, causing the high order bit to overflow into the sign bit.

- * P-parity flag :- Parity is defined by the number of ones present in the accumulator, $P=0$, if number of ones are even and $P=1$, if number of ones are odd.

* Register Addressing :-

The 8051 can access eight "available registers" (R0-R7). These bits code to trigger the instruction register selects one of the eight registers from the selected register bank. The programmer can select a register bank by modifying bits 4 and 3 in the R0. Direct addressing uses the R0 register step 1:- MOV R0, #00001000B;




* Direct Byte Addressing :-

The 8051 can access eight "available registers" (R0-R7). These bits code to trigger the instruction register selects one of the eight registers from the selected register bank. The programmer can select a register bank by modifying bits 4 and 3 in the R0. Direct addressing uses the R0 register step 1:- MOV R0, #00001000B;

* Addressing modes :-


The ready, using which the data source or destination addresses are specifiable in the instruction mnemonic for moving the data, is called addressing mode.



R_0 and R_1 are the only registers that can be used for pointers in register indirect addressing mode.

* Immediate addressing:-

In this addressing mode source operand is a constant rather than a variable. So the constant can be incorporated in the instruction. sign "#" indicates it is a immediate addressing mode.



* Register specific:-

Inherent in the instruction, these refer to a specific register such as accumulator or Dptr.

* Index:-

Only program memory can be accessed in the index addressing. Either the Dptr or pc can be used as an index register.

* Stack Addressing mode:-

It is subtype of direct addressing mode in which stack instructions (push and pop) are used. Instruction such as "push A" is invalid. push 0E0H is valid instruction.

- * Data Transfer Instructions
 - * Byte level logical Instructions
 - * Bit level logical Instructions
 - * Arithmetic Instructions
 - * Data Transfer Instructions
 - * Data Transfer between CPU and memory
 - * MOV (A1, B1) E A + D PTR.
 - * Data Transfer between CPU stack and pop Instructions
 - * Push direct : push onto stack
 - * Pop direct : pop from stack
 - * Data Exchange Instructions
 - * XCH A, Bn
 - * Byte level logical Instructions
 - * ANL < dest-byte>, <src-byte>
 - * ALTHMETIC Instructions
 - * ADDITION, SUBTRACTION, MULTIPLICATION, DIVISION and DECIMAL OPERATIONS.
 - * Bit level logical Instructions
 - * BIT level logical Instructions
 - * AND C, <src-bit>

* Rotate and swap instructions :-

RL A :- Rotate Accumulator left.

* Jump and call Instructions:-

AJMP addr11 → AJMP transfers program execution to the indicated address. Since address is 11-bit the destination must therefore be within the same 2K block of program memory as the first byte of the instruction following AJMP. No flags are affected.

* CALL and subroutines:-

There are two Subroutine - call instructions. LCALL (Long call) and ACALL (Absolute call).

Each increments the PC to the first byte of the following instruction, then pushes it onto the stack (low byte first).

* Data and program memory:-

Day 5

Memory Addressing

Program memory

↳ Stores program to be executed

↳ Implemented by EPROM

↳ further divided into on-chip (internal) - 4KB and external - 64KB

Data Memory

↳ stores, intermediate results, variables, constants.

↳ Implemented by RAM

↳ INTERNAL - 128 bytes of RAM + SFR External - 64KB

- Registers Bank 0
-
- | | |
|--|-----|
| | 00H |
| | 01H |
| | 02H |
| | 03H |
| | 04H |
| | 05H |
| | 06H |
| | 07H |
| | 08H |
| | 09H |
| | 0AH |
| | 0BH |
| | 0CH |
| | 0DH |
| | 0EH |
| | 0FH |
| | 10H |
| | 11H |
| | 12H |
| | 13H |
| | 14H |
| | 15H |
| | 16H |
| | 17H |
| | 18H |
- Registers Bank 1
- Registers Bank 2
- Registers Bank 3
- * 8051 - Addressable RAM
 - * CS can be derived from address lines.
 - * 8051 generates RD/RW during external access.
 - * Accessed by DPTR
 - * 8051 supports 64KB external data memory - range - 0000 to ffff.
- Data memory :-
- * External RAM
 - * ROM (Read only memory)
 - * RAM (Read/write memory)
 - * Memory map of 8051 shows internal and external program memories.
 - * The external & external port are distinguished by port numbers.
 - * ROM has version of 8051 - port used to access external memory.
 - * GT can address 64KB external memory
 - * 8051 can address 16 bytes in chip memory

Program Memory - ROM

PSW :-

cy	AC	FO	RS1	RS0	OV	-	P
----	----	----	-----	-----	----	---	---

cy carry flag

AC Auxiliary carry flag

FO flag 0.

RS1 Register Bank address bit 1

RS0 Register Bank address bit 0

ov overflow flag

- User defined flag

p parity flag.

DAY. 6



Stacks :-

The stack is a section of RAM used by the CPU to store information temporarily. This information could be data or an address. The CPU needs this storage area since there are only a limited number of registers.

How stacks are accessed in the 8051:-

If the stack is a section of RAM, there must be registers inside the CPU to point to it. The register used to access the stack is called the SP (stack pointer) register. The stack pointer in the 8051 is only 8 bits wide, which means that it can take values of 00 to FFH. When the 8051 is powered up, the SP register contains the value 04. This means that RAM location 08 is the

first location were set to the state by the 8051. The storage
of a CPU register in the stack is known as a push, and popping
the contents of the stack back into a CPU register is known
as a pop. In other words, a register is pushed onto the
stack to save it and popped off the stack to restore it.
The job of SP is to keep track of where push and pop operations are
performed. To push and pop the following steps are followed.
In the 8051, the state pointer (SP) points to the last
used location of the stack. As we push data onto the
stack, the state pointer (SP) is decremented by one.
Notice that this is different from many microprocessors,
notably X86 processor in which the SP is incremented.
When data is pushed onto the stack,
Noteably X86 processor is source to the SP is decremented
with every pop, the top byte of the stack is copied
to the register specified by one
pointer is decremented by one
The stack is a section of RAM used by the CPU to
store the information temporarily.

The stack could be defined as a called state
of the stack to access the data
of a register could be an address.

post registers.

* Interrupts :-

DAY - 7


The 8051 provides 5 interrupt sources. The 8052 provides 6.

The external interrupts $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in Register TCON . The flags that actually generate these interrupts are bits IE0 and IE1 in TCON .

When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is referred to only if the interrupt was transition-activated.

If the interrupt was level-activated, then the external triggering source is what controls the request flag, rather than the on-chip hardware.

The timer 0 and timer 1 interrupts are generated by TFO and TF1 , which are set by a rollover in their respective timer/counter registers.



The first part of interrupt is generated by the logical address of PQ and TQ. Netmask of these stages is cleared by hardware. So here the service routine is triggered to service routine. In fact, the service routine will normally have to determine whether it goes RI or QZ that generates the interrupt and the bit will have to be cleared in software. Now 8081 is short, all interrupts are disable. There are enableable and disableable interrupt using JE.

Hardware control:-

(MSB)	-	ET2	ES	ET1	EX1	ET0	EX0
-------	---	-----	----	-----	-----	-----	-----

JE - Interrupt enable register

Each of these interrupt sources can be individually enabled or disabled by setting its clearing a bit in enable or disable function register JE.

JE certainly also a global disable bit EA, only special function register JE.

It makes all interrupts at once.

JE certainly also a global disable bit EA, only special function register JE.


Each of these interrupt sources can be individually enabled or disabled by setting its clearing a bit in enable or disable function register JE.

Through it had been set as cleared by hardware. That is can be set as cleared by software, until the same result as interrupt can be generated by pending interrupt can be generated by hardware. That is it can be generated by pending interrupt can be generated by hardware.

Each of these interrupt sources can be individually enabled or disabled by setting its clearing a bit in enable or disable function register JE.

Interrupt priority and Interrupt Destinations
(vector locations)

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in special function register IP. A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.




If two requests of different priority levels are received simultaneously, the request of higher priority is serviced. If requests of the same priority level are received simultaneously, an interrupt polling sequence determines which request is serviced.

DAY-8


8051 Timers:-

8051 has two timers, timer 0 and timer 1. Basically both, timer 0 and timer 1 are 16-bit registers. Since 8051 is an 8-bit microcontroller, each 16-bit register can be accessed as 16-bit register (TL) and high byte register (TH).

Times I register




Times O register




Time control (+CON) register

Timer mode (TMOD) register

Timer registers

* start and stop timer 0 and timer 1
 operation :-

Structure of Timer Register :-
GATE :- GATE controls timer 0 or timer 1 as counter or timer. It also controls timer 0 or timer 1 as timer or as counter. It also controls timer 0 or timer 1 as timer or as counter.
Control :- Control bits are used to control timer 0 or timer 1. They include bit 8F0 (TR0), bit 8F1 (TR1), bit 8E0 (GATE), bit 8E1 (GATE), bit 8D0 (TCON), and bit 8C0 (TCON).
Time :- Time bits are used to control timer 0 or timer 1. They include bits 8B0 to 850.
Timer 0 Mode :- Timer 0 mode is selected by bits 890 to 850. There are four different modes of timer 0: mode 0, mode 1, mode 2 and mode 3.
Timer 1 Mode :- Timer 1 mode is selected by bits 8F0 to 8E0. There are four different modes of timer 1: mode 0, mode 1, mode 2 and mode 3.
C1T :- This bit is declared (C1T = 0) for software operation and is set (C1T = 1) for selecting timer 0 operation.
C1F :- This bit is declared (C1F = 0) for software operation and is set (C1F = 1) for selecting timer 1 operation.



8051 having format as shown below:-
Timer (Counter mode control (TH00)) :- In the off state, timer 0 is used as a counter mode. In the on state, timer 0 is used as a timer mode. Timer 1 is used as a timer mode in both on and off states.
Structure of Timer Register :-

- * provides status of timer / counter overflows.
- * provides status of external interrupts
- * configures external interrupts as either low level triggered or falling edge triggered.

8051 Timer modes and programming


There are 4 modes of timer, mode 0, mode 1, mode 2 and mode 3. All these modes and their programming.

Mode 0: Both timers in mode 0 are 8-bit counters with a divide-by-32 prescaler.


Mode 0 operation is same for Timer 0. These are two different GATE bits, one for Timer 1 ($T1MOD1$) and one for Timer 0 ($T0MOD0$).

Mode 1: Both timers in mode 1 are 16-bit counters. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TF.

The counted input is enabled to timer when $TRE = 1$ & either $GATE = 0$ or $\overline{ENI} = 1$.




Timer / counter 1 mode 0 : 16-bit counter



5) Stop the timer by clearing TLO bit = 0 with CLR of the loop.

- 6) Clear TFO flag so it can be used in the next iteration.
- 7) Target address information is loaded after step 4.
- 8) Load TLO and TFI registers with values 0 and 0 respectively.
- 9) Start timer 0 in mode 1 by setting TLO bit = 1.
- 10) Load TLO and TFI registers with values 0 and 1 respectively.
- 11) Load TFI0 register with value 0 to clear timer 0 in mode 1.
- 12) Set TFI0 bit 1 to 1.
- 13) Set TFI0 bit 2 to 1.
- 14) Hold timer 0 until the timer overflow (TFO) signal occurs. This is followed by setting TFI0 bit 1 to 0.
- 15) Stop timer 0 by clearing TFI0 bit 2 = 0 with CLR.
- 16) Clear TFO flag so it can be used in the next iteration.

A timer delay can be generated using mode 1 of the timer 0 using following steps:-



(10)

A time delay can be generated using mode 1 of the timer 1 using following steps:-


- 1) Load TMOD register indicating timer 1 is used and mode 1 is selected.
- 2) Load TH1 and TH1 registers with count values.
- 3) Start the timer by setting TR1 bit = 1.
- 4) Monitor the timer flag (TF1) with the JNB TF1, target address instruction. When it is raised, get out of the loop.
- 5) Stop the timer by clearing TR1 bit = 0 with CLR TR1 instruction.
- 6) Clear TF1 flag with CLR TR1 instruction.

Timer 0 Mode 2 :-

- 1) Load TMOD register indicating timer 0 is used mode 2 is selected.
- 2) Load TH0 register with count value.
 - 3) Start the timer by setting TR0 bit = 1.
 - 4) Monitor the timer flag (TF0) with the JNB TF0, target address instruction. When it is raised, get out of the loop.
 - 5) Clear the TF0 flag, with CLR TF0 instruction.
 - 6) Go back to step 4. There is no need to load TH0 register again since mode 2 is auto-reload.


algorithm again since mode 2 is auto-load.

- 6) Go back to step 4. That is the need to load TFI.
- 5) Clear the TFI flag, carry CLE TFI instruction.
- 4) Monitorize the timer flag (TFI) until the JNB TFI, target address instruction. Later it is raised, get out of the loop.
- 3) Start the timer by setting TFI bit = 1.
- 2) Load TFI register with count value.
- 1) Load timer register with current time, it is used and mode 2 is selected.



Timer 2 Mode 2 programming :-

No external hardware is used to start and stop timer.



Mode 3:-


Timer 1 in mode 3 simply holds its count.
The effect is the same as setting $TR1=0$. Timer 0 in mode 3 establishes TLO and THO as two separate counters.

TLO uses 2 separate counters.

① Logic for mode 3 on Timer 0:

② TLO uses the timer 0 control bits: $C17$, GATE, $TR0$, INTO and $TF0$.

③ THO is locked into a timer mode and takes over the use of $TR1$ and $TF1$ from Timer 1.



Timer 1 Counter 0 mode 3 :- TLO 8-bit bytes.

timer (counter function) as a counter of a timer.
When C17 bit is in the timer register is 0, the timer mode is selected. When timer / counter is used as a timer, the 8051's counter is used as a source of times a timer, the 8051's counter is used as a source of the frequency. When C17 bit is in the timer register is 1, the counter mode is selected. When timer / counter is used as a counter, it gets its pulses from outside the 8051. The counter counts up for each clock pulse applied at this pin. These pins are carried to (pin 20) closer output) and T1 (timer 1 closer output).

Counter is in mode 1:-


Count = 0 and $\overline{INT0} = 1$.

Here, counter is counts up since the logic signal on pin 20 goes high due to timer.

on pin 20 to goes from high to low.


C17 B1E品 T1102 Register - This address the

8057 Counter :-



* 8051 serial port :-

DAY-9




The serial port of 8051 is full duplex, means it can transmit and receive simultaneously. It uses register SBUF to hold data. Register SCON controls data communication, register PCON control data rates and pin RXD (P3.0) and TXD (P3.1) do the data transfers.

SBUF is an 8-bit register dedicated for serial communication in 8051. Its address is 99H. It can be addressed like any other register in 8051.

The SBUF loads data to be transmitted and reading SBUF acquires received data. There are two separate and distinct registers, the transmit write-only register, and the receive read only register.

* Transmission:-

When a byte of data is to be transmitted via the TXD pin, the SBUF is loaded with this data byte. As soon as a data byte is written into SBUF, it is formed with the start and stop bits and transmitted.



Reception :-

When 8051 receives data serially via RXD pin of it, the 8051 deframes it. The start and stop bits are separated out from a byte of data. This byte is placed in SBUF register.

Bit pattern of SCON register :-

The 8051 provides four programmable modes for serial data communication. A particular mode can be selected by setting the SM0 and SM1 bits in SCON.

The mode selection also decides the baud rate.

CMSB	7	6	5	4	3	2	1	0 (LSB)
	SM0	SM1	SM2	REN	TB8	R8B	TI	RI

Operating modes for serial port :-

Mode 0 :- In this mode, serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted/received. 8 data bits (LSB first). The baud rate is fixed at $1/12$ the oscillator frequency.

Mode 1 :- In this mode, 10 bits are transmitted or received. A start bit (0), 8 data bits (LSB) & a stop bit (1).

Mode 2 :- In this mode, 11 bits are transmitted or received. A start bit (0), 8 data bits (LSB), programmable 9th data bit and a stop bit (1).

Mode 3 :- In this mode, 11 bits are transmitted or received. A start bit (0), 8 data bits, 9th data bit and a stop bit (1).

$$\text{Board rate} = \frac{64}{\text{oscillator frequency}} \quad \text{SMOD} = 0, 1$$

$$\text{Board rate} = \frac{32}{\text{oscillator frequency}} \quad \text{SMOD} = 1, 1$$

$$\frac{1}{64} \text{ or } \frac{1}{32} \text{ of the oscillator frequency.}$$

the board rate is fixed in FAI mode and is

serial port in mode 2.

$$\text{Board rate} = \frac{16}{\text{Timer 2 overflow rate}}$$

using timer 1 counter 2 to generate board rate.

$$\text{Board rate} = \frac{32 \times 12 \times [(256 - TH1)]}{K \times \text{oscillator frequency}}$$

using timer 1 to generate board rate.

$$\text{Board rate} = \frac{12}{\text{oscillator frequency}}$$

generating board rate 1-

Programming :-

DAY - 10

- 1) 8051 uses 11.0592 MHz Crystal. To get 9600 Hz baud rate how will you program it for serial transmission.

$$SOL = \frac{k \times \text{oscillator frequency}}{384 \times \text{Baud rate}}$$

$$TH1 = 256 - \frac{1 \times 11.0592 \times 10^6}{384 \times 9600} = 258 = FDH.$$

$$= 256 - \frac{1 \times 11.0592 \times 10^6}{384 \times 9600} = 258 = FDH.$$

Program:-

```

MOV TMOD, #20      ; Initialize timer 1 in mode 2
MOV SCON, #1CH     ; Initialize serial mode 1
ORL PCON, #80H     ; Make SMOD=1
MOV TH1, #FDH      ; Load count.

```

- 2) Write an 8051 assembly language program to transfer letter "A" serially at 9600 baud rate continuously.

```

MOV TMOD, #20H      ; timer 1, mode 2
MOV TH1, #FDH        ; 9600 baud rate
MOV SCON, #50H       ; 8-bit, 1 stop REN enabled
SETB TR1            ; start timer 1
START: MOV SBUF, #'A' ; Letter 'A' to be transferred
HERE: JNB TI, HERE   ; wait for last bit to transfer
      CLR TI           ; clear TI for next character
      SJMP START        ; Go to send the character again.

```

(4)

Write a C program to formatte letters "C",
startly at 9600 baud contionously. Use 8-bit
data and 1 stop bit.

#include <sys/types.h>
void main (void)
{ TMD = 0x20;
TH1 = 0xF8;
SBUF = 'C';
while (D);
T1 = 0;

MOV TM03, #20H ; Timer 1, mode 2
MOV TH1, #FFH ; 9600 baud rate
MOV SCON, #50H ; 8-bit, 1stop, PSEN enabled
SETB TR1 ; Start timer 1
HEEE: JNB RI, HEEE ; Wait for character receive complete
MOV A, SBUF ; Save the received character
MOV P2, A ; Send character to port 2
CLR RS ; Get ready to receive next byte
STHP HERE ; Go to receive next character.


Programm 8051 for Receiving Data serially.
Define an 8051 assembly language program to receive bytes serially over baud rate 9600 / 8 bit data and stop bit. simultaneously send received bytes to port 9.

Unit-II - Embedded systems


Embedded system Design process

Design methodology refers to the set of principles, guidelines and best practices guiding the entire design process. It involves decisions about the choice of hardware components, software development techniques, testing procedures and more.

* Major steps in embedded system design process! - DAY-11



Top down design




Bottom up design

* System requirements :- The process begins with understanding and documenting the system requirements. This phase sets the goals and functionalities the embedded system must achieve. It provides a broad overview of what the system needs to do.

- * Specifications :- The specification outlines how the system should behave and what specific functions it needs to perform.
 - * Architectural development :- Once the specification is in place, the design process moves on to developing the system architecture. This involves defining the overall structure of the system, including its components, their interactions, and their relationships to external systems and environments.
 - * Component design :- After the architecture is in place, the next stage involves designing individual components that may be required. These components could be software modules or any hardware subsystem. This includes calculating both software modules and any specialized hardware components that may be required.
 - * System Integration :- Finally, based on the designed components, the computer embedded system is built through the system integration process. This phase involves assembling all the hardware and software components into a cohesive and functional system.
 - * Testing & validation :- Once the system is integrated, it undergoes a series of tests to ensure that it meets the specified requirements. These tests include unit testing of individual components, integration testing of the system as a whole, and system testing to verify that the system performs as expected under various operating conditions.
 - * Deployment :- After the validation process, the system is deployed to its final destination. This could be a manufacturing plant, a retail store, or any other environment where the system will be used.
 - * Support & maintenance :- Once the system is deployed, ongoing support and maintenance are provided to address any issues that arise and ensure the system remains functional and efficient over time.
- Advantages of Bottom-up design :-
- Better up design approach is necessary because, it many cases, designers may not have perfect insight into how later stages of the design process will unfold. Only insight made available at each stage.
 - Performance cost
 - Lower consumption.

* Model Train Controller :-

DAY-12



Model Train Control System.

Requirements :-

- a) Console to control 8 trains on 1 track.
- b) Throttle with at least 63 levels in both directions.
- c) Inertia control with atleast 8 level to adjust responsiveness of the train to commanded changes in speed.
- d) Emergency stop button.
- e) Error detection scheme for sending error-free messages.

Digital Command Control (DCC)

* Digital command control is a mechanism for controlling locomotives and therefore trains, in a more realistic fashion. The National Model Railroad Association developed the Digital command control (DCC) standard to support interoperable digitally controlled model trains.

* DCC does not specify the control panel, CPU type, programming language or many other features of a

extra modulating system

* The data signal oscillates between two voltages around zero. According to DCC standards, the power supply has one encoder by voltage level.

* To keep the DC ratio constant, the data flow of the bus and logic section of a bit are equal.

DCC components :- Digital command control

* Throttle :- It is the device used to control a also known as cab, it is the device used to control model train locomotives.



* Command station :- It is the basic structure of the DCC

* Booster :- Receives commands from the command station.


The booster receives details from the command station and details them to the track switches from and details them to the track.

* Decoder :- It takes digital details and encodes them to commands to command the locomotive accordingly.

from the command station.




Class diagram for the train controller messages.




+ Pulse class:-

If translates digital commands into analog motor control signals to control the motor speed.

State-diagram for controller operate behaviour:-



- * The number of bits used to determine the message type. Here, 3 bits are used to determine message types, allowing for eight possibilities, with five codes unused.



class diagram for the main controller commands

- * the number of bits used to determine data field lengths. This depends on the resolution requirements for speed & encoder.
- * Number of parity bits. A single-parity bit is used for basic error detection.

The arm processes a RSC message if it has
a buffer available or if there is no message in the queue.

(d) supports load and stress multiple times to maximum data throughput.

addressee
multiple
store and load
superior

q) supports auto-links and addressability multiple sites and infrastructure

(8) If λ has a simple eigenvalue λ_0 , then λ_0 is an eigenvalue of A^T and λ_0 is an eigenvalue of A .

8) If you control older ALU's and extreme performance - determine

• ALU after DEMUX after D/A

case pose pose pose pose

code size code source consumers

High performance code size

High performance
8-address

3-address formats
Temporary
Registers


~~fixed - length 32-bit~~ ~~formats~~

head - state as effect true

~~feature~~

Apples process

(A)



ARM see dataflow model.

* Data bus :-

The data enters the ARM core through the data bus. The data is either in the form of an instruction opcode or a data item.

* Instruction decoder :-

This unit decodes the instruction opcode read from the memory and then the instruction is executed.

Registers described :-

Registers file :-

This is a bank of 32-bit registers used for storing

data items.

Signed extend :-

The ARM core is a 32-bit processor. So most instructions

of the ARM processor treat registers as holding signed

or unsigned 32-bit values.

ALU (Arithmetic logic unit) & MAC (Multi-Precision Accumulator Unit) :-

The two source registers Rn and Rm are used to

store those operands. The ALU and MAC needs

the operand values from Rn and Rm registers via A

and B buses respectively, performs the operation and

stores the computed result in a register C but in

destination register, Rd and then to the registers via

The load and store instructions generate addresses using

ALU and store it in the address register.

The load and store instructions generate addresses using

ALU and store it in the address register.

Address Register :-

This holds the address generated by the load and

store instructions and place it in the add bus.

Base Register :-

The contents of the base register after applying

prologue to the ALU.

Register Shifter :-

→ Instruction set:-

Load and store instructions:-

LDR Rd, [Rx]

LDR R8, [R1]

LDRB R2, [R1]

LDRH Rd, [Rx]

LDRH R2, [R1]

STR Rx, [Rd]

STR R4, [R8]

STRB Rx, [Rd]

STRB R4, [R8]

STRH Rx, [Rd]

STRH R4, [R3]

Arithmetic Instructions:-

ADD - Add

ADC - Add with carry

SUB - SUBS

SBC - subtract with carry

MUL - multiply

UMULL - multiply long

RSB - Reverse subtract

RSC - Reverse subtract with carry.

REX

= Leftate Right Extended.

RDE

= Leftate Right

ASR

= Asymmetric Right

LSE

= Logicae Shift Right

LST

= Logicae Shift Left

RFrate & Shift:-

B1CS

B1C

E0CS

E0C

C0S

O0E

ANDS

AND

Logicae Distribution:-

UDIV (Unigene Divide)

DIVision:-

UMLAL (Unigene multiply & Accumulate Left)

MLA (multiply & Accumulate)

multiply:-

SBC

SUBS

SUB

SURFACE:-

ADC

ADDs

ADD

Addition:-

Looping, Branch, Conditional Execution:-

3 types of branching! -

1) Branch

2) Branch link (BL)

3) Branch exchange (BX) and Branch link exchange (BLX)

DAY 14


* Central processing unit

programming I/O :-



The interface between CPU and the device primarily relies on registers. These registers communicate between the CPU and device's internal components.


Data registers :- Data registers store values that the device interprets as data.

Status register :- Status register provide information about the device's ongoing or completed operation.



Input & output port lines





- 8 bit mapped E10 :-
 - o If free E10 address spaces free memory and S10
 - o S10 mapped E10 :-
 - o S10 memory mapped E10 :-
 - o The total memory address space is partitioned into part and part
 - o This space is allotted to E10 address.

* Supervisor mode, exceptions and traps:-

DAY 15

- Supervisor mode, often referred to as privileged mode or Kernel mode, is introduced in ARM processors, and in many other CPU architectures to provide a higher level of control and privilege to the operating system or trusted system software.
- ARM architecture provides a supervisor mode. The ARM7 enters this mode after reset. However, we can activate supervisor mode using the ARM instruction known as SWI when ARM is in user mode.
- When the processor switches to supervisor mode, the bottom 5 bits of the current program status register (CPSR) are set to 1.
- Before executing a SWI instruction or any other instruction that causes a mode switch, the processor typically saves the old CPSR into a special register called the saved program status register (SPSR).

Exceptions:-

Exception occurs as a direct result of executing an instruction, such as:-

- 1) software interrupt instruction
- 2) undefined or illegal instruction

A trap expectation is a specific type of expectation that occurs when a program or the operating system generates an exception during its execution. This can lead to an unexpected behavior as the program tries to handle the exception. The normal flow of program execution and transmission control to an exception handler specified in the program or the operating system.

- Both examples and exception are better measure in case of computer systems to handle errors in the flow of control of a program, but they serve different purposes and are treated in different ways
- But examples are signals that do not send to the CPU to require attention.
- They are asynchronous events that can occur at any time
- Exceptions on other hand, are events that are generated by the CPU or program
- Effect during its execution.

- ③ memory traces during perception as a representation
 - ④ memory traces during activity need / lose to form memory
 - ⑤ rhythmic effect -

→ Trap exceptions are used to change the normal flow of program execution to a predefined exception handler associated with that specific trap. This controlled diversion allows for the execution of privileged or system-level operations.

→ One of the primary uses of trap execution is to facilitate the transition from user mode to supervisor mode. The entry into supervisor mode is a critical operation from a security perspective.

DAY 16

* Models for programs:-

This concerns the model both data operations (e.g., arithmetic calculations), and control operations (e.g., conditionals). The strength of CDFA lies in its ability to combine both control and data elements.

Data flow graph:-

In high level language, a sequence of statements with a single entry and exit point - without control statements, is called a basic block.

$$N = P + Q$$

$$X = R - S$$

$$N = P - R$$

$$Y = X + S$$


$$Z = Y + T$$

This shows the data flow graph for a single assignment form. Each variable is defined at most once and data flow goes from the definition point to the uses without any loops.

The value nodes can be either outputs to the basic block, such as w_1 and y .
 block, such as p and q or variables allotted to f .

Control / Data flow graph (CDFG) adds
 A control / Data flow graph (CDFG) adds
 components to describe control flow data flow
 as a basic block CDFG.

As a basic CDFG, there are two types of nodes:-
 * Decision nodes :- Decision nodes are used in control flow to represent control flow decisions, such as conditions to branches and loops. There are two types of nodes:-
 two or more outgoing edges, each corresponding to a branch or loop. There are typically four to six decision nodes in a CDFG.



24

Possible control flow path depending on the outcome of the decision. A single type of decision node can be used to represent all types of control in a sequential program.

Data flow nodes :-

Data flow nodes in a CDFA encapsulate a complete data flow graph for a basic code block.

* Assembly, Linking and Loading! - DAY 17


The final compilation steps are assembly and linking, which convert instructions into an image of the program's bits in memory.

Compiler :-

This produce an intermediate representation of the program in the form of human-readable assembly language. This choice allows compiler writers to focus on the high-level aspects of compilation without dealing with low-level details like instruction formats and memory addresses.

Assembler :-

The assembler translates symbolic assembly language statements into bit-level representations of instructions known as object code. It handles instruction formats and partially translates labels into addresses.



• **Loaders**:
 The program is to memory for execution to called a
 program in to memory for execution to correct placed
 address. It ensures the program is correctly placed
 in memory and ready to execute.

High level language for buying the executable
 The program responsible for buying the executable
 program in to memory for execution to called a
 address. It ensures the program is correctly placed
 in memory and ready to execute.

Linking is the step that follows assembly. It involves
 combining multiple object files generated from
 different source files and creating references between
 them. The linker determines the final addresses
 of instruction and data, producing an executable
 file. The linker determines the final addresses
 of instruction and data, producing an executable
 file. It combines multiple object files and creates
 references between them.

Loaders:
 The program is to memory for buying the executable
 program in to memory for execution to called a
 address. It ensures the program is correctly placed
 in memory and ready to execute.

Assembly language for buying the executable
 The program is to memory for execution to called a
 address. It ensures the program is correctly placed
 in memory and ready to execute.

* Compilation Techniques!

DAY 18


Understanding the compilation process helps meet your performance goals by writing high-level code that gets compiled into the instructions you want or by identifying when to write assembly code and how to integrate it into your high-level language program.

Compilation is not just about translation:-

It also involves optimization.

+ The translation process converts high-level language programs into lower-level instructions.

+ The optimization techniques improve the instruction sequences. This process is more effective than independently translating source code statements.



Steps in sequential process :-

steps as generation process :-

break the code out statements and expressions

(Symbolic logic generation) - Dusty pottery > the computer and generate all named objects, such as variables,

... en el que se presentan las flores de la casa.

Code for semantic sentence

4) Placeholder - Indeterminate Dependence Of files to make the intermediate code more efficient by transforming at the side that doesn't involve quadratic complexity of code that uses absolute memory location.

CPU registers or any absolute memory location.

so it's not a code smell. It's a code smell if it's not a code smell.

4) Plasticine - more effective by transformation at specific temperature

• Endogenous option - If firms to make the

variables and data types, in a symbol table.

and to eat all named objects, such as vegetables,

Symbolic table generation :- During parsing, the compiler

breaks the code into smaller units.


particular statements and examples should not be taken as general principles.

Q. This year after the summer term

Steps to measure audience growth:

the first time in history that we have been able to do this.


$a[0]$, the second element with $a[1]$, the third with $a[2]$ and soon.



Layout of a one-dimensional array in memory.

Two-dimensional array :-

The inner variable varies most, each row is stored as a continuous memory block and the elements within that row are stored sequentially.



Memory Layout for two-dimensional array.

* Program level Performance Analysis !-

DAY-19

Accessing CPU performance differs from evaluating program performance. The CPU clock speed is not a reliable indicator of how a program will perform.

It is also essential to note that a CPU's ability to execute specific program segments quickly does not

program path :- It is the sequence of instructions executed by the program either in its source or its representation of their text language.

$$\text{Execution time} = \text{Program Path} + \text{Instruction time}$$

Program execution time is often used as

Element of program performance.

3) Best - Case Execution time

2) Worst - Case Execution time

1) Average - Case Execution time

Various performance measures:-

3) Job by job basis.

2) Times in the microprocessor bus

1) Microprocessor dimensions

Largest loads to measure program performance:-

3) Instruction - level parallelity

2) Cache behaviour

1) Cache data rates

Because of following reason,

faults

Performance program execution time is a challenge

at the rate we desire.

Square metre that it will run the entire program

Instruction Timing:-

It is determined based on the sequence of instructions placed by the program path.

Challenges in estimating program:-

- 1) Indirect correspondence
- 2) Memory & variable estimations.
- 3) Compiler optimization.

Handling challenges in Estimating Instruction Execution Time:-

- 1) Using look up tables
- 2) Considering nearby instructions
- 3) Operand variations.

Measurement - Denen performance Analysis!-

- Determining the worst-case execution path of a program requires providing specific inputs.
- Identifying the exact inputs that guarantee worst-case execution is often infeasible.
- To accurately measure a program's performance on a particular CPU type, you need access to that CPU or its simulator.

}

}

$$g = c - a$$

$$g = f(x)$$

{

else

}

$$d = a - b$$

{

$$e = a + b$$

{

else

}

$$e = a \cdot b$$

{

$$f = g(x)$$

{

$$f = h(x)$$

$$f = g(x)$$

Example :-
 When there is a dependency pattern in the nested statements given below:-

Unit- IIIProcesses and operating system.

DAY - 20

* Structure of a Real-time System:-

- * Time constraints are the key parameter in real time systems. It controls autonomous system such as robots, satellites, air traffic control and hydroelectric dams.
- * When user gives an input to the system, it must process within the time limit and result is sent back. Real time system fails if it does not give results within the time limits.
- * A real-time system is any information processing system which has to respond to externally generated input stimuli within a finite and specified period.
- * Real time systems are those systems in which the overall correctness of the system depends on both the functional correctness and the timing correctness. Real time systems also have a substantial knowledge of the system it controls and the applications running on it.

Rtos kernel services:-

1. Timers
2. Device I/O supervisor
3. Dynamic memory allocation
4. Intertask communication and synchronization
5. Task management.

Characteristics of ETOS:-

- * Determinism
- + Responsiveness
- + Safety Control
- + Availability
- + fail-safe operation.

Real-time systems are of clock based or event based.
Intrarateile is one more category of real time system.

- * Determinism
- + Responsiveness
- + Safety Control
- + Availability
- + fail-safe operation.

Clock based timer:-

All jobs of a periodic task T_i have a regular cycle between actual time T_i , see how T_i the period of the periodic task T_i .
It is used for scheduling periodic tasks.
Static scheduling
Plan-time constraint \rightarrow sampling time (T_s) \rightarrow 采样时间
period based tasks are called periodic tasks.

Event based timer:-

Events based tasks are called periodic tasks.
Actions are to be performed not at particular times
as time interval but in response to some event.
The system must respond within a given maximum time to a particular event.

Intrarateile timer:-

The combination of clock based timer and event based timer gives the importance of average execution time as the task is called intrarateile system.
Intrarateile system receives the input from the plant operator and initiates the task and executes it to take the average response time.

Hard real time systems

- * Hard real-time system is one where the response time is specified as an absolute value.
- * This time is normally dictated by the environment.
- * Time granularity is in millisecond.
- * It supports short term data integrity.
- * Safety is critical.
- * Error detection is by system.
- * Ex- Automobile braking system

Soft real time systems

- * A soft real-time system is one where the response time is normally specified as an average value.
- * This time is normally dictated by the business or market.
- * Time granularity is in second.
- * It supports long term data integrity.
- * Safety is non-critical.
- * Error detection is by user.
- * Ex- Airline reservation system.

DAY - 21

Task Assignment and scheduling:-

- Tasks are units of sequential code implementing the system actions and executed concurrently by an OS.
- * A task, also called a thread, thinks it has the CPU all to itself. The design process for a real-time application involves splitting the work to be done into tasks responsible for a portion of the problem.

Real time tasks are of two types:-


- 1) Periodic tasks- This type of tasks consists of an infinite sequence of identical activity, called instances, which are invoked within regular time period.
- 2) Non periodic tasks- They are invoked by the occurrence of an event.

The program's need to receive and send data at different rate. If it is an example of rate control problem.

At user synchronization input

using a preceding compensation table. Each row is user will type of box.

of the box is compensated data. When data is compensated box. It takes uncompensated data and process it. Output chapter and output of the compensator box is serial



Take it a job to execute function of an executable program.

like job and task are also used to denote a process.

A process is a sequential program to execute. Terms

5. laziness

4. Compensate function
3. Response function
2. Set and Clear

1. Release time (or) ready time

Terms used in the real time.

multiple tasks and parallel processes - scheduled and executed by a system.

A task is a set of related jobs which jointly provides some function. A job is a unit of work that is scheduled and executed by a system.

4

* Multitask systems:-

DAY-22


More complicated control systems have multiple sensors and actuators and must support control loops of different tasks. Multitask embedded computing system includes automobile engines, printers and cell phones.

Ex:- Automotive engine control

Tasks in automotive engine control are spark control, crankshaft sensing, fuel/ air mixture, oxygen sensor and Kalman filter.

Process state and scheduling:-

Each process has an execution state which indicates what process is currently doing. The process descriptor is the basic data structure used to represent the specific state for each process.



1. NOCO :- Operation system creates new process by using fork() system call. Three processes are newly created. Process and resources are not allocated.

2. LOAD :- The process is completed to the head of the list (queue). Process for the CPU for the CPU. Process and resources are not allocated.

3. PULL :- The process allocates all the hardware and software that is currently being executed.

4. PRINTF :- A process is printed for execution. Resources to the process for execution.

5. COMPUTE :- Computation of an input-output operation. Some print some read occurs.

6. EXIT (END) :- A process is completed its operation and leaves if no resources.

7. SCHEDULING :- Determination when it is time for a the scheduling policy to be removed from the CPU and which ready process should be allocated the CPU next. The scheduling depends upon different parts, dependencies, performance of several operators, base of parallelism etc.

8. PROCESS :- Process should be allocated the CPU next. The scheduling power to be removed from the CPU and which ready process to be removed is any particular operator in parallelism is compared now it is how it is.

9. SHUTDOWN :- Shutdown of system caused by the system designer.

State diagram is used by process manager to determine the type of service to provide to the process. The process state diagram is used by process manager to determine the type of service to provide to the process. The process state diagram is used by process manager to determine the type of service to provide to the process. The process state diagram is used by process manager to determine the type of service to provide to the process.

Preemption:-

- A computation or task is preemptable if it can be interrupted when another more critical task needs to be executed.
- If a task does not complete before its quantum expires, the system preempts it and gives the process to the next waiting task.
- Switching the CPU to another process requires performing a state save of the current process and a state restore of a different process. This task is known as a context switch.
- The context switches can occur only in kernel mode (system mode). Kernel mode is a privileged mode of the CPU in which only the kernel runs and which provides access to all memory locations and all other system resources.

Priorities:-

It allows the kernel to vary the process priority dynamically. While a process is not running, the kernel periodically increases its priority. When a process receives some CPU time, the kernel reduces the priority.

Priority - driven scheduling:-

Priority assignment can be done as follows:-

- 1) per task :- Every job in the same task has the same priority.

Process and Object-Oriented Design

Lifted model language (UML) refers to process and outcome objects that have an independent effect. The object that defines an active object is called a controller. The class that defines an active object is called an active class.

A computer program by providing quick access to memory space of a CPU that is used to speed the execution of a sequence of very fast memory storage. A monitor is a small amount of very fast memory storage.

* Processor and Cache

A context switch can mean a significant context switch or a processor context switch. A thread context switch is often called a context switch, a context switch is a thread context switch or a processor context switch. A cache is a small amount of very fast memory storage.

High priority.

1. Assign priorities to jobs.

2. Schedule decisions made other job becomes ready as priority of jobs changes.


3. At each scheduling decision time, choose ready task with processor becomes idle or priority of jobs.

Possible implementation of preemptive priority - driven scheduling

3) per time tick the priority will be swapped after $\frac{1}{n}$ time units. Last spike time first (LFT).

2) per job : each job is a task can have a difference priority.

1) earliest deadline first (EDF)



Active classes are just classes which represents an independent flow of control. Active classes share the same properties as all other classes.

All the threads that lie in the context of a process are peers of one another.

* Priority based scheduling :-

Day-23

* Earliest Deadline First scheduling :-

Earliest Deadline First (EDF)

* EDF is one of the best known algorithms

It is a optimal dynamic algorithm. In dynamic priority algorithms, the priority of a task can change during its execution.

+ EDF can also be applied to aperiodic task sets.


Its optimality guarantees that the maximal latencies is minimized when EDF is applied.

+ the success of a real-time system depends on whether all the jobs of all the tasks can be guaranteed to complete their execution before their deadlines.

+ Implementation of EDF :- It is really not feasible

to implement EDF scheduling.

- EDF properties :-
1. EDF is Optimal with respect to deadline (i.e., schedules all tasks).
 2. EDF is Optimal with respect to minimising the maximum lateness.
 3. Most important, absolute deadlines are comparable to or less than any deadline value.
- therefore the priority needs to be updated every time the task moves back to the ready queue.
- the more important, absolute deadlines are always increased, how can we minimize a task's priority.
- more important, absolute deadlines are always compute a priority.



Rate monotonic scheduling :-
Rate monotonic priority Assignment (RM) is a so called static priority round robin scheduling algorithm.

In RM algorithms, the assigned priority is never modified during run-time of the system.

If a lower priority process is running and a higher priority process becomes available to run, it will preempt the lower priority process. Each periodic task is assigned a priority inversely based on its period :-

1. The shorter the period, the higher the priority.
2. The longer the period, the lower the priority.

The algorithm was proven under the following assumptions:-

1. Tasks are periodic
2. Each task must be completed before the next request occurs.

3. All tasks are independent.


4. Run time of each task request is constant.

5. Any non-periodic task in the system has no required deadlines.

* RM is optimal among all fixed priority scheduling algorithms for scheduling periodic tasks where the deadlines of the tasks equal their periods.

Rate Monitoring example:-

Task (T)	Period (P)	CPU burst (C)
T ₁	2	1
T ₂	3	1.01



either T_1 or T_3 .

If T_3 has a higher priority and does not interfere with T_2 , T_2 arrives at time t_4 , if it preempts T_3 , T_3 continues to execute until its critical section.

gets blocked, on T_3 it immediately waits i.e. begins at time t_3 the shared resource by affinity.

The shared resource by affinity is job J_1 , but if it is critical section. After a while, T_1 releases the resource to the user at time t_1 . At time t_2 , T_1 arrives and preempts T_3 inside T_3 starts at time to end take semaphores etc.

Consider three tasks T_1, T_2 and T_3 with deadline D that require exclusive access, result in T_2 does not interfere with either of the other two tasks.

Take T_1 and T_3 share some data or resource that results in the other two tasks.

same ready higher-priority job wait.

high occurs when a low-priority job executes earlier.

$$U = 0.8333$$

$$= 0.5 + 0.3333 = 0.8333$$

$$\text{Utilization} = \frac{P_1}{Q_1} + \frac{P_2}{Q_2} = \frac{1}{2} + \frac{1}{10} =$$

Simple solutions:-

1. Make critical sections non-preemptable.
2. Execute critical sections at the highest priority of the task that could use it.
3. The solution of the problem is rather simple, while the low priority task blocks an higher priority task, it inherits the priority of the higher priority task, in this way, every medium priority task cannot make preemption.

Timing anomalies:-

* Contention for resources can cause timing anomalies due to priority inversion and deadlock. Unless controlled, these anomalies can be arbitrary duration, and can seriously disrupt system timing.

→ It cannot eliminate these anomalies, but several protocols exists to control them:-

- 1) priority inheritance protocol
- 2) Basic priority ceiling protocol
- 3) stack-based priority ceiling protocol

Wait-for graph:-

Wait-for graph is used for representing dynamic-blocking relationship among jobs. In the wait-for graph of a system, every job that require some resource is represented by a vertex labeled by the name of the job.

Wait-for graph is used to model resource contention.

Every job holding a resource is represented by a vertex pointing away from the resource and towards the job.

- * After process communication mechanism :-
- A. Complex protocol exchange enables more efficient data exchange between different processes.
 - B. Sequential processing to perform certain operations. The kernel uses these protocols to perform certain operations.
 - C. Shared memory permits processes to communicate by simply reading and writing to a specific memory location.
 - D. Mapped memory of shared memory, except that it is associated with a file in the file system.
 - E. Pipes permit sequential communication from one process to a separate process.
 - F. FIFOs are similar to pipes, except that unbuffered processes can communicate the pipe if given a name.
 - G. File system supports communication between unrelated processes on different computers.
- purpose of IPC :-
- 1) Data transfer
 - 2) Shared data
 - 3) Event notification
 - 4) Resource sharing
 - 5) Process coordination

IPC is used for two functions:-

(35)

- 1) Synchronization
- 2) Message passing.

Features of message passing :-

- 1) Simplicity
- 2) Uniform semantics
- 3) Efficiency
- 4) Reliability
- 5) Correctness
- 6) Security
- 7) Portability.

IPC message format :-

The actual function of message passing is provided in form of a pair of primitives:-


- 1) send (destination-name, message)
- 2) receive (source-name, message)

Send primitive is used for sending a message to destination. Process sends information in the form of a message to another process designated by a destination.

Design characteristics of message system for IPC

1. Synchronization between the process
2. Addressing
3. Format of the message.
4. Queueing discipline.

- 8) order of delivery of messages
- 7) Handing off buffers
- 6) Handing off return routes or the reverse
- 5) Acknowledgment by the sender
- 4) Unacknowledged acceptance of sent messages by the receiver
- 3) Number of receivers
- 2) The receiver's priority
- 1) The sender's priority
- 9) an SPC protocol based message passing system:-



1) Permutation information.

2) Sequence number

3) Address

Elements:-

The message block consists of a fixed length header followed by a variable size collection of typed data objects.

The header block of a message may have the following:

Message to a block of information.

Block in SPC by message passing:-

Ipc synchronization :-


Send operation can be synchronous or asynchronous. Receive operation can be blocking or non-blocking.

Sender and receiver process can be blocking mode or non-blocking mode.

Different possibility of sender and receivers are as follows:-

- 1) Blocking send, blocking receive.
- 2) Nonblocking send, block receive.
- 3) Nonblocking send, Nonblocking receive.

Shared memory :-



Client / Server will share shared memory

A region of memory that is shared by cooperative processes is established. Processes can then exchange information by reading and writing data to the shared region.

Shared memory allows maximum speed and convenience of communication, as it can be done at memory speeds often within a computer.

Date _____

→ physically distributed activities, e.g., time constraints may not allow timeliness to be met.

→ higher performance at lower cost → Why Distributed?

platforms on which the application runs.

All the processing elements are connected by communication links. The option of PCs and networks from the hardware side.


Little communication among them.

possible that the system can use more than one network,

It is also possible to form dual topologies also. It is also using the entire processing element, it forms bus topology.

component as PC.

Processing element may include CPU, I/O or microcontroller. Non programmable unit such as the ASICs is also used to




are connected by a network that allows them to communicate.

In a distributed embedded system, several processing elements (PE)

- May buy subsystems that have embedded processors.
- Distributed systems are necessary because the devices that the PCs communicate with are physically separated.


Network Abstractions :-

- Networks are complex systems. They provide high-level services while hiding many of the details of data transmission from the other components in the system.
- It is based on a common model of network architecture and a suite of protocols used in its implementation.
- The International Organization for Standardization (ISO) established the Open Standards Interconnection (OSI) Reference model.
- Each layer deals with a particular aspect of network communication. There are seven layers in the model, hence the name the 7-layer model.
- The model acts as frame of reference in the design of communications and networking products.




OSI layers

pacete contains information address, user data and error correction codes. sending data file to net exactly if it has connection loss. sequential data file to net exactly if it has connection loss. but processing elements must take care of pacete. The data to be transmitted from one PC to another may not hit exactly upto the size of the data package on the pacete.



Bridge device connects the different bus and passes to the bridge digital filter (FIR) by way point to point link.

A bus is a more general form of interface since it allows multiplex devices to be connected to the bus have addresses. A bus, PEs connected to the bus have addresses.



→ Point to point!
and lost contact again.
between them
a connection between
establishes their
points to point
← point to point
the connection between
their establishes a
connection between
the points to point
the connection between
the points to point
therefore two pairs
are simple enough to design
therefore two pairs
because they
deal with only two components
because they
deal with only two components
therefore

Address ad software interface

Arbitration scheme:-

The device that is allowed to initiate transfers on the bus at any given time is called the bus master.

1) fixed - priority arbitration

2) fair arbitration schemes

Crossbar network:-

A bus topology provides limited available bandwidth. Since all devices connect to the bus, communications can interfere with each other. For reducing communication conflicts, other network topology can be used.

Message passing programming :-

A message passing system is a subsystem of distributed operating system that provides a set of message-based protocols and does so by shielding the details of complex network protocols and multiple heterogeneous platforms from programmers.

- It enables processes to communicate by exchanging messages and allows programs to be written by using simple communication primitives, such as send and receive.
- Transport layer provides message-based programming


interface :-

```
sendmsg (addr, data);
```

→ Data must be broken into packets at source,

reassembled at destination

→ Data push programming : Receivers respond to new data.



The typical MPSoC is a heterogeneous multi-processor.


- MPSoCs often contain large amount of memory.
- often loads and stores.
- each a single address space, implying implicit communication.
- shared memory as a memory for a power processor.
- Area Network (LAN) tract function as a single large multiprocessor.
- cluster as a set of computers connected over a local bus on multiple processors simultaneously.
- parallel processing program - as a single program that shares address.
- design - instruction processor core of power processors work as a single integrated system.

application is today. MPSoC are increasingly used to build multi-processor systems - on-chip. MPSoC are one of the key applications that are typical of early microcontroller, but to meet their performance goal.

on the one hand number of application source multiprocessors to achieve high performance.

single processors may be sufficient for low - performance applications that are typical of early microcontrollers, but MPSoCs and shared memory multiprocessors; - DAy - 26 *


- 89
- 1) Memory Controller :- Interfaces with the onboard RAM.
 - 2) DMA :- Handles the automated transfers of data between the RAM and memory-mapped hardware.
 - 3) USB Controller :- Manages the hardware side of the device's USB connections.
 - 4) DSP Core :- It provides hardware acceleration for some signal processing, such as JPEG encoding.
 - 5) Camera :- Allows the SOC to interface with a camera.
 - 6) Display :- Enables the SOC to drive various display types.
 - 7) Storage :- Manages I/O with the various types of storage that can be used with the SOC.
 - 8) Debug :- Enables the SOC to be connected to hardware debugging tools through various mechanisms, such as JTAG.



A shared-memory model is often preferred because it makes life simpler for the programmer.

- * Shared address
- + Message passing
- + Heterogeneous memory systems
- + Irregular memory structures.

Blind source decon of maps & longer



* Engine Control Units-

Engine control unit (ECU) is the central controller and heart of the engine management system. It controls the fuel supply, air management, fuel injection and ignition.

Each ECU typically contains a dedicated chip that runs its own software or firmware and requires power and data connections to operate.

An ECU receives inputs from different parts of the vehicle, depending on its function.

For example, a door lock ECU would receive input when a passenger pushes the door lock/unlock button on a car door or on a wireless key fob.


An automatic emergency braking ECU would receive inputs from forward-facing radar that detect when the vehicle is approaching an obstacle too quickly.

The ECU would then communicate to actuators to perform an action based on the inputs. The automatic emergency braking ECU would engage the brakes to prevent a collision.

* Video accelerators-

Block motion estimation is used in digital video compression algorithms so that one frame in the video can be described in terms of the differences between it and another frame.

A cluster tree for the motion estimation accelerator.
 It is a hierarchical structure with the following components:
 - **Host processor**: At the top level, it receives motion vectors from the PE units.
 - **PE Es**: These units perform motion compensation calculations on a second level.
 - **PE Ts**: These units perform motion compensation calculations on a third level.
 - **Network**: A central component that connects all levels.
 - **Search area**: A local search area for motion estimation.
 - **Microblock**: A local search area for motion estimation.
 - **Address generator**: Generates addresses for memory access.
 - **Memory controller**: Manages memory access requests.
 - **Memory**: Provides memory for the system.
 The flow of data is as follows:
 1. Motion vectors are sent from the Host processor to the PE Es.
 2. The PE Es perform motion compensation calculations and send results to the PE Ts.
 3. The PE Ts perform motion compensation calculations and send results to the Network.
 4. The Network manages the flow of data between the different levels.
 5. The Network also interacts with the Search area and Microblock components.
 6. The Microblock component provides memory for the system.
 7. The Address generator generates addresses for memory access.
 8. The Memory controller manages memory access requests.
 9. The Memory provides memory for the system.
 This hierarchical structure allows for efficient motion estimation calculations by distributing the workload across multiple processing elements.



Unit-IV


IoT Architecture and protocols.

Day - 29

* Introduction of IoT

The Internet of things (IoT) refers to the capability of everyday devices and people through the existing Internet infrastructure. Devices connect and communicate in many ways.

Examples :- Smartphones



Evolutionary phase of internet.

Evolutionary phase of internet is connectivity, Networked Economy, Immersive experiences and IoT.

1. Connectivity :- In this phase, people are connected to email, web services and searches the information.

2. Networked Economy :- This phase supports e-commerce and supply chain enhancement along with collaborative engagement to drive increased efficiency in business processes.

3. Immersive Experiences :- This phase extended the internet experience to encompass widespread video and social media while always being connected through mobility.

4. Difference of Traps :- It adds sensitivity to object and macromolecules in the world around us to enable the surfaces and properties.

The feature of traps (BOT) is the sensory of physical objects i.e., device, vehicles, buildings and other items embedded soft electronics, software, sensors and processing unit that enables those objects to collect and exchange data.

BOT Characteristics :-

- 1) Intercalibration
- 2) Heterogeneity
- 3) Traps - related series
- 4) Dynamic changes
- 5) Integrated into information network
- 6) Self-adaptive
- 7) Self - Configuration.

Major components of BOT :-

- 1) Sensor
- 2) Processor unit
- 3) Temperature sensor
- 4) Light sensor
- 5) Short range sensor
- 6) Large range sensor
- 7) Microphone
- 8) Image sensor
- 9) Dot detector are as follows :-

- 3) Communication modules
- 4) power sources.

Working of IoT:-




- 1) collect and transmit data:- The device can sense the environment and collect information related to it and transmit it to a different device or to the internet.
- 2) Actuate device based on triggers:- It can be programmed to actuate other devices based on conditions set by user.
- 3) Receive information:- Device can also receive information from the network.
- 4) Communication assistance:- It provides communication between two devices of same network or different network.

Advantages of IoT:-




- 1) Improved customer engagement and communication
- 2) support for technology optimization
- 3) support wide range of data collection
- 4) Reduced waste.

Disadvantages of IoT:-

- 1) Loss of privacy and security
- 2) flexibility
- 3) Complexity
- 4) Compatibility
- 5) sale time



Cache
Memory
Processor
Unit



for processing and storage.

between them and process data as need to centralized location

storage and memory. IoT devices can exchange data

"things" in IoT. Device can perform remote sensing,

things in IoT

protocol.

Physical Layer of IoT system refers to IoT devices and IoT

physical layer

6) Router.

5) Gate

4) Switch

3) Interface


2) Office

1) Home

Application

- + IoT devices provide interface to various voice and wireless devices. Interface includes memory interface, I/O interface for sensors, Ethernet connectivity interface, storage interface etc.
- + Only sensors, IoT collects various information like temperature, light intensity, humidity, air pressure.
- + Various types of IoT devices are smart clothing, smart watch, wearable sensors, LED lights, automobile industry, etc.

IoT protocol:-



1. Link Layer:-

Link layer protocols decide how data is sent on physical medium. Link layer works over the local area network. Protocol of link layer is explained below:-

a) 802.3 Ethernet

b) 802.11 WiFi

c) 802.16 WiMax

d) 802.15.4 Zigbee

e) Mobile Communication (2G/3G/4G)

Network Layer :-
The network layer is responsible for the delivery of packets from the source to destination.

IPV4 :-
It is used for communication all participants enable direct delivery of messages from one transport layer to another.

IPV6 :-
IPV6 addresses are 128 bits in length. Addresses are assigned to individual interfaces in nodes, not to the node themselves.

IPV6 :-
IPV6 has four parts suitable personal area networks namely mobile phones and laptop and desktop telephones such as laptops.

Bluetooth :-
Bluetooth is a low-power and short range wireless technology such as less than 10 meters.

Transport Layer :-
At transport layer protocols for logical communication are different than those between application processes.

TCP (Transmission control protocol) :-
TCP provides a connection, reliable, byte stream service. The term connection oriented means the two parties before they can exchange data.

application using TCP must establish a TCP connection service. The term connection oriented means the two parties before they can exchange data.

d) MQTT (Message Queue Telemetry Transport)

MQTT is open connectivity for mobile, IoT and IoT.

MQTT is a lightweight broker-based publish/subscribe messaging protocol designed to be open, simple, lightweight and easy to implement.

e) XMPP (Extensible Messaging Presence Protocol)

The XMPP is targeted at delivering instant messages and presence information.

It is an open and XML-based protocol.

f) DDS (Data Distribution Service)

DDS is an object management group (OMG) standard for pub/sub that addresses the needs of mission and business

provides a shared "global data space".

g) AMQP (Advanced message queuing protocol)

A protocol to communicate between clients and messaging

middleware servers (brokers). The broker is the AMQP server.

* Logical Design :-

DAY - 30

Dot Functional Blocks :-

The functional model (FM) is derived from internal and external requirements. Functional view is derived from the functional model in conjunction with high-level requirements. The application, virtual entity, EOT source, and Device File

(4) Application Layer :-

After connection is established, message can be transferred -
- after communication channel occurs over a single TCP connection.
Websocket is a communication protocol, primarily full-duplex communication
make a dynamic web page where changes occurs in real time
either create or delete information. This means that you can

a) HTTP (Hyper Text Transport Protocol) :-

HTTP is an application protocol, HTTP is used to retrieve less pages from remote server.
HTTP is a stateless protocol.
HTTP is an application protocol, HTTP is used to retrieve less pages from remote server.
HTTP is a stateless protocol for use in resource - constrained environments.

b) COAP - Constrained Application Protocol :-

COAP is a specialized web transport protocol, for use in constrained nodes and constrained resources.

c) HTTP (Hyper Text Transport Protocol) :-

HTTP is an application protocol, HTTP is used to show dynamic database.

services such as e-mail, remote file access, file transfer,

and provides user interface and other supporting services.

Application layer is responsible for carrying the message by


d) UDP (User Datagram Protocol) :-

UDP is a simple, datagram - oriented, transport layer protocol.


UDP (User Datagram Protocol)

(45)

are generated by starting from the user, Virtual Entity, Resource, Service and Device class from the IoT domain model.




IoT communication Model:-



In the request/response model, client requests information from the server and waits till the response is served from the server.

HTTP protocol is used by request/response model.

Publish/Subscribe model:-




to remote devices.

HTTP protocols use to utilize less page and to send data flat because we to use same method (GET, POST, PUT, DELETE, etc)

Request-response communication (client -> server).
HTTP uses the same methods (GET, POST, PUT, DELETE, etc)
HTTP follows the REST based communication API's.
1. REST based communication API's
2. SOAP
3. REST based communication API's
4. REST based communication API's

Exclusive poll model.



Client and server.

This communication model is full-duplex, bi-directional between client and server. It uses parallel transports between client and server.

Exclusive poll model:-


Pub/Sub (Subscriber service). It's the mediator (Broker) that filters and routes events from publishers to interested subscribers and publishes (subscriber service). It's the mediator (Broker) that filters and processes the event received.

Subscribers :- Subscribes sumit their subscription and process them.

Pub/Subs :- Publishers generate event data and publishers

Big data Analytics:-

A category of technologies and services where the capabilities provided to collect, store, search, share, analyze and visualize data.



Wireless Sensor Networks:-

A WSN is a network formed by a large number of sensor nodes where each node is equipped with a sensor to detect physical phenomena such as light, heat, pressure, etc.

Communication protocols:-

- Communication protocols are used as a backbone of IoT systems.
- Communication protocol also performs error detection and correction, flow control, etc.

Embedded System:-

A system is a set of interacting or interrelated components parts forming a complex unit.

Embedded system is an electronic system which is designed to perform one or a limited set of functions using software and hardware.

1. Client - server : Allows each user to offer their own operation & trait services what for clients to operate between different consumers & service providers.
2. Grid : Provides communication layer for these operations.
3. Cache : Provides response to be clearly transferred as cacheable.
4. Content delivery : Requires all the service providers and consumers.
5. Load balancer : Requires the ability to add or remove load from system.
6. Code - on demand : Allows logical interface at runtime without code changes.
7. Peer-to-peer based communication API : Peer-to-peer support peer - to-peer, two - way communication.
8. DOT Enabling Technologies : DOT is enabled by various technologies including wireless sensor networks, cloud computing, GPS, data mining, etc.
- Cloud Computing
- Cloud computing is a pay - per - use model for enabling shared available, consumable, on - demand telecom access to a shared pool of configurable computing resources.
- (say) Software as a service - provider can access it via its hoster as a service to customers who access it via (say) platform as a service - provider as a service to another client.
- Cloud computing defines application delivery model and also known as cloud - core.

Unmanned Aerial Vehicle :-

It is popularly known as Drone, is an airborne system or an aircraft operated remotely by a human operator or autonomously by an onboard computer.

It has 3 components :-

1. An autonomous or human-operated control system which is usually on the ground or a ship but may be on another airborne platform.
2. An Unmanned Aerial Vehicle (UAV)
3. A Command and Control (C2) system - sometimes referred to as a Communication, Command and Control (C3) system, to link the two.

* Domain specific IoTs :-

Day. 32

IoT-enabled products like smart appliances, smart rendering machine, smart lighting and smart payments system offer more security, privacy and energy efficiency to the user.

Inventory management in Retail :-

Retail involves the sale of goods from a single point directly to the consumer in small quantities for the end use.

Retail is a challenging business but the pressures of today's economic condition are resulting in even more selective consumer shopping and spending.

A thus process involves huge transmission of monetary resources and hence it is important that a high quality car considerably improves supply chain efficiencies. Different car manufacturers are already using IoT large technologies such as blockchain and already got and enable features. Large suppliers chain and inventory management for supply chain and inventory management. Quality of products is done using RFID readers attached to the tracking system. Smart payment is detail:-
Smart payment system uses Near Field Communication (NFC) technology to a NFC standard - based wireless communication technology that are a all data to be exchanged between devices that are a few centimeters apart.

(a) NFC and Bluetooth communication.

Near field communication (NFC) technology to a standard - based wireless communication technology that are a all data to be exchanged between devices that are a few centimeters apart.

NFC operates at 13.56 MHz and transmits data at up to 424 kbit/s (second).

Data transfers using small devices are possible using NFC technology like Andriod beam. Two users can share documents, photos, videos and business cards by just moving their smart phone.

Smart vending machine! -

Smart vending solution offers its customer's flexible payment options and monitors the machines remotely and in real time.

Smart vending machine provide following! -

1. Achieve high levels of efficiency in the management of their assets.
2. Offers its customers flexible payment options! -
RFID / NFC card, mobile payments, debit/credit cards.
3. Monitor the machines remotely and in real time.
4. Simplifies business since the vending machines contain multiple sensors that alert the owners about their location, the state inventory and eventual maintenance issues.

Route Generation and scheduling (in Logistics) -

Route generation and scheduling system can generate end to end routes using combination of route patterns and transportation modes.

The Internet of vehicles (IoV) is an integration of 3 networks! -

- 1) An inter- vehicle networks
- 2) An intra- vehicle network
- 3) Vehicular mobile internet.

. 14 pp.

MDM Communication is a form of data communication
that involves one or more entities that do not
necessarily require human interaction or interaction
with other human communication. MDM is also
used to describe human interaction or interaction
that involves one or more entities that do not
need human interaction.

MDM to M2M (M2M) communication is the
communication among the physical things such as do not
communicate directly.

Day 33 MDM and IoT *

- 5) Improve street productivity, supreme and safety.
for urbanization.
 - 4) Ensure compliance after government and industry
compliance.
 - 3) Reduce fuel consumption and reduce maintenance
costs.
 - 2) Improve extreme satisfaction
 - 1) Accelerate delivery and delivery rates
- Benefits:-

track, schedule and route vehicles to real time.
fleet management and future coordination cooperation.

It is automated vehicle routing and scheduling.
It supports better compliance, safety and performance
fleet tracking & logistics.

Fleet Tracking & Logistics

Reasons for shifting from m2m to IoT:-

1. It supports multiple application with multiple device.
2. It is information and service centric.
3. It supports open market place.
4. IoT uses horizontal enables approach.
5. It requires generic commodity devices.
6. used in B2B and B2C.


Key features of IoT:-

- 1) low mobility
- 2) Time controlled
- 3) Time tolerant
- 4) packet switched
- 5) Online small data transmissions
- 6) Low power consumption
- 7) Location specific message.

Architecture and components of IoT:-

1. m2m Device!:- A device that run application(s) using m2m capabilities and network domain functions.
2. M2M area network!:- A m2m area network provides connectivity between m2m devices and m2m gateways.
3. M2M gateways!:- Equipments using m2m capabilities to ensure m2m devices interworking & interconnection to the network and application domain.

- Day - 34
- | | Dot shippers | Need for Dot shipments management; | Alternatives | Montoring operations and distribution area | Empower Retailers | Shifters ride consignations | Multiple shipment consignations | Partnership and Relying consignations. |
|----|--------------|------------------------------------|--------------|--|-------------------|-----------------------------|---------------------------------|--|
| a. | Management | management | alternatives | b. | | c. | d. | e. |



business process system.

3. Main application :- The application component of the solution is a realization of the underlying specific monitors and control processes. The application is further converted into a form of application to support the business processes.
4. Main application that runs the service logic and uses sensible capabilities accessible via open interfaces.
5. Main application server :- The application component of the solution is a realization of the underlying specific monitors and control processes. The application is further converted into a form of application to support the business processes.

Simple Network Management protocol (SNMP)

(50)

Simple network management protocol (SNMP) is an application-layer protocol used to manage and monitor network devices and their functions.

SNMP has a simple architecture based on a client-server model.

Strengths of SNMP:-

1. It is simple to implement.
2. Agents are widely implemented.
3. Agent-level overhead is minimal.
4. It is robust and extensible.

Limitations:-


1. It is too simple and does not scale well.
2. There is no object-oriented data model.
3. It has no standard control definition.

NETCONF:-

Network Configuration protocol (NETCONF) is a session-based network management protocol. NETCONF allows retrieving state or configuration data and manipulating configuration data on network devices.

NETCONF is defined for transaction-safe configuration of devices.

It uses an Extensible Markup Language (XML) based data encoding for the configuration data as well as the protocol messages.




+ It uses secure shell (SSH) as the transport layer across network devices.

+ NETCONF provides various operations to interface and edit configuration data from network devices.

* IoT platform Design methodology:- DAY - 35

An IoT platform facilitates communication, data flow, device management, and the functionality of applications. The goal is to build IoT applications within an IoT platform framework. The IoT platform allows applications to connect machines, devices, applications, and people to data and control centers.




Design methodology steps

Ex. mouse, user performs the operation.

On/off

In auto mode, the system transmits the room temperature and light level and takes the decision for switching on/off start.



Process specification:-

Data parallelism & based on local data.
Data parallelism requirement:-

by switch.

System management requirement:-
Remote monitoring and control function is provided
by switch.

1. parallel and 2. automatic mode.

Behaviour:- Home automation works on two modes:-


Parallel:- The home electronic devices.

Parallel:- Data base application, user can interactly


acquire and package requirement application:-

* Domain model specification:-

Day - 36



Dot domain model




key concepts & interaction in Dot model.

The relations between services and entities are modeled as specifications. One physical entity can be represented by multiple virtual entities, each services a different purpose.


- 1) Sensors
- 2) Actuators
- 3) Tags

The information model is represented with Entity.
 Entity information model does not information about the application.
 Modeler naturally the necessary information about entities and their properties or attributes.



The information model for an object can obtain information about the object's structure and resource types. This can enable APIs to automatically be composed by middleware and automatically consumed by applications and automatically generated by codebase.

Service Specification.



Dot level specification :-

Dot Level 1 :- single node, perform sensing, perform analysis and hosts the application.

Dot Level 2 :- single node, perform sensing, perform local analysis.

Dot Level 3 :- single node, data is analyzed in cloud and application is cloud based.

Dot Level 4 :- multiple node, perform local analysis, application is cloud based.

Dot Level 5 :- multiple end node and coordinator node.

Dot Level 6 :- multiple independent node & perform sensing, send data to cloud.

(Communication Model)

* functional view specification :-

functional view describes the system's runtime functional components, their responsibilities, default functions, interfaces and primary interactions.

Operations and operations news depends on the specific cultural values and requirements of smart objects in the IoT user different methods for community interaction using different technologies.

1) The IoT domain model is used as a guideline to describe the specific application domain.

2) The structural model is used on a reference to the system definition.

3) Network connectivity algorithms can be used to plan connectivity topology.

4) Point Description can be used to map out hard source on the service.

To integrate the devices and components of different types of IoT and connect them to the Internet to facilitate the communication between components.

- (3) Head-to-head conversation for negotiation.
- (4) Head-to-head conversation for negotiation.
- (5) Head-to-head conversation for negotiation.

The Incorporated used to constructing the govt functionals
Who are here:-
1) The specified Requirements
2) The govt functions as model.

devices and components used in home automation examples are Raspberry pi, sensor, laser pointer, dependent switch, etc.

Application Development:-

It is the final stage in developing IoT application.

Two modes are provided:-

1) Auto mode:- It is enabled the light control

as the web application is disabled and it reflects the current state of light.


Manual mode:-


2) If auto mode disabled, the light control is enabled and it is used for manually controlling light and air conditioner.

Day-37

* IOT Reference Architecture:-

Goal of this architecture is to create a common service layer, which can be readily embedded in field devices to allow communication with application servers.





Dot standard form
Collaboration and processes
Controlling people and businesses
Application - Analysis, control)

edge

⑪ All types)
Dot standard form
Collaboration and processes
Controlling people and businesses,
containers, devices and
switches, nodes of
network, devices, containers,

⑫ Connectivity
Communication and
switching

⑬ Edge (top) computing
Data element analysis and motion

⑭ Data accumulation
Data aggregation and access)

⑮ Data extraction
at user level

⑯ Application - Analysis, control)

⑰ Collaboration and processes
Controlling people and businesses

Sot reference model define a set of levels with control flowip from center to the edge which includes sensors, device, machines and other type of an intelligent nodes.

Layer 1:- Comprises physical devices and controllers that tright control multiple device. This level enables devices to communicate with one another and to communicate via the upper logic levels, with application platforms such as computers, remote-control devices, and smart-phones.

Layer 2:- the DNF model includes gateways in level 2. Because the gateway is a networking and connectivity device, its placement at level 2 seems to make more sense.


Layer 3:- It performs data element analysis and transformation.

Layer 4:- The data accumulation level, is where data coming from numerous devices, and filtered and processed by the edge computing level.

Layer 5:- Data abstraction layer:- Confirms that data set is complete and consolidates data into one place or multiple data stores using virtualization.

Layer 6:- Application Layer:- Interprets data using software application. Applications may include monitor, control and provide reports based on the analysis of the data.

Layer 7:- Collaboration & processes layer:- consumes and shares the application information.



5. Decoupling: Core IoT functional slice

4. Standardization

3. Standardization

2. Clarity

1. Simplicity

Characteristics of IoT Dotsift model:-

1. Decompose the problem into smaller parts.
2. Diversity different technologies at each layer.
3. Define a system in which different parts can be provided by different vendors.
4. Have a process are defining interface that leads to interoperability.
5. Define a strict security model that is enforced at one transmission point between devices.

achieved! -

thus separate model , the following things are

* Dot protocols- DAY - 38


Messaging protocols are the rules, formats and functions for messages sent between machines.

* MQTT:-

Message Queue Telemetry Transport (MQTT) is open connectivity for mobile, IoT and DOT.

MQTT characteristics:-

1. Lightweight message queuing and transport protocol
2. Asynchronous communication model with messages (events)
3. Low overhead (2 bytes header) for low network bandwidth applications.
4. Publish/subscribe (Pubsub) model.
5. Decoupling of data producer and data consumer through message queues.
6. Runs on connection-oriented transport (TCP).



MQTT publish/subscribe framework

- * A producer publishes a message (publication) on a topic (subject). A consumer subscribes (makes a subscription) for messages on a topic (subject).

XMP is an open-source popular language source.

It allows the exchange of data between two or more content between the modules.

It extends and supports persistence and connects little modules.

Some signs and characters or tags so specify the uses the modules. The modules mean mainly by


XMP is an open-source popular language source.

It is based on Extensible Markup Language and persistence.

An open XML technology for real-time communication.

XMP is extremely message and persistent protocol (XMP) *

- 1. It decouples message sending and receiving, allowing for more flexible application.
- 2. It can take a digital message and distribute it to many consumers.
- 3. The collection of consumers can change over time, and very based on the nature of the message.
- 4. A message is delivered to each matching consumer after modifying the topic.
- 5. It tone of them match the message to make matches the modality in the topic. If one of make matches the message to deliver to each matching consumer after modifying the topic.
- 6. A message either called Broker) matches publication to subscribers.
- 7. A message either creates (called Broker) matches publication



Each client on the XMPP network implements the clients ~~from~~^{of} the protocol with the XMPP server providing routing capability.

XMPP uses the Transmission control protocol as its original and "native" transport protocol for web applications and firewalls.


Advantages:-

1. supports HTTP transport protocol
2. It offers persistent connection.
3. It is decentralized in nature
4. It allows servers with different architecture to communicate.
5. Utilizes a decentralized client-server architecture.
6. It uses TLS and SASL to provide secured end to end connection.

Disadvantages:-

1. It does not have QoS mechanism as used by MQTT protocol
2. Streaming XML has overhead due to text-based communication compare to binary based communication
3. XML content transports asynchronously.
4. server may overload with presence and instant messaging.

Modbus is a serial communication protocol for use in industrial control systems. It is a master-slave protocol where one master device (Master) can communicate with multiple slave devices (Slave 1, Slave 2, Slave 3). The master sends a request to a slave, which then responds back to the master. The response is then sent back to the master. This process continues until all the data has been exchanged.



Modbus is based on a request-response model. If an application needs to send a message to a slave, it first sends a request message. The slave then responds with its own message. This process continues until all the data has been exchanged. Modbus is often used in conjunction with other protocols like TCP/IP or Modbus RTU.

4. Modbus TCP.

5. Modbus RTU

6. Modbus ASCII

7. Modbus

There are 3 revision's

Modbus is an open protocol developed by Modicon.

control.

Modbus is a serial communication protocol for use in industrial control systems.

*

A slave is any peripheral device which processes information and sends its output to the master using modbus.

DAY-39

* CANBUS:-

Control Area Network (CAN) bus is a serial communication protocol that allows devices to exchange data in a reliable and efficient way.

CAN Bus was originally designed for automotive applications

by Bosch in 1980s.

It is a multi-master, multi-slave, half-duplex and fault-tolerant protocol that fits well with the requirements of automotive applications.

CAN bus is a set of electrical wires (CAN-Low and CAN-High) in the car network where information can be sent to and from ECUs.

The CAN network is divided into subnetworks connected together using a gateway module ECU. The theoretical bit rate the CAN bus could support goes up to 1Mbps.

CAN bus is a broadcasting bus. The sender send its frame on the bus without any target specified.

CAN is a CSMA/CD protocol, meaning each node on the bus can detect collisions and back off for a certain amount of time before trying to retransmit.

- CAN logic and arbitration:-
1. CAN A.O.A messages begin with an 11-bit message ID selector identifies the message type and also prioritizes the message priority.
 2. arbitration between computers to exchange, the CAN controller selects the message ID to perform bus access using logic "0" and logic "1".
 3. CAN uses the message ID to perform bus access arbitration between nodes.
 4. Each node selects you on idle bus state. Then again to the bus to see if the to transmit its message ID.
 5. Each node also listens to the bus to see if the bus state matches its transmission.
 6. If a node detects a demand bus state then it drops out of the current arbitration round and transmits a message ID like C1111081D.
 7. If drops out of the current arbitration round and transmits a message ID like C1111081D.
 8. If all with many computers to exchange, the CAN controller prioritizes the message priority.
 9. As with many computers to exchange, the CAN controller prioritizes the message priority.
 10. CAN logic and arbitration the message type and also prioritizes the message priority.
 11. Each node monitors the bus to see if the bus state matches its transmission.
 12. If the bus state matches its transmission, then it transmits a message ID like C1111081D.
 13. If the bus state does not match its transmission, then it waits for the next time the bus is idle.

so will try again the next time the bus is idle.

1. low cost

2. large message segment

3. robust, low latency

4. reliable

5. reliable

Advantages:-

* BACNET :-

BACNET stands for Data communication protocol for Building Automation and control Networks. This data communication protocol is both an ISO and ANSI standard used for interoperability between cooperating building automation devices.

BACNET uses an object-oriented model for abstracting and representing information. BACNET includes 54 standard objects that cover many common and generally useful application.

A BACNET device is often comprised of a microprocessor based controller and software combination & use of BACNET protocol.

A BACNET device object instance number must be field-configurable to be unique across the entire BACNET network where the device is installed.

BACNET divides the task of device interoperability into 3 distinct areas :-

1) Objects (information)

2) services (Action requests)

3) transport system (Inter-networking, electronic messages)

1. Objects :- All information within a interoperable

- that needs to be connected to the server and its security.
- 5) Virtual terminals (human machine interface example)
 - 4) File transfer (file download, program transfer)
 - 3) Alarm and event (alarms & changes of state).
 - 2) Device management (alarms, time synchronization, configuration, backup and restore database).
 - 1) Object access (read, write, create, delete).
- shows access grouped into 5 categories:-
- Somebody.

It is formed either that one Banco device has to do something to another Banco device to make it do something.

To the property.

Properties provide a way to allow other Banco devices to read information about the object centrally.

Properties provide a way to allow other Banco devices to read information about the object centrally.

A given property in the context of the object type.

Properties Edan-48 are numbers that uniquely identify an object. A property identifies and the property value.

Banco properties concern information about a Banco object.

Properties:

Each object is defined as a collection consisting of objects.

more information object.

Banco object is modeled in terms of one or more objects.

object consists of a code for the object type a number consisting a code for the object type a identifier. An object identifier is a 32-bit binary identifier. A property identifies and the property value.

object consists of a code for the object type a number consisting a code for the object type a identifier. An object identifier is a 32-bit binary identifier. An object identifier is a 32-bit binary identifier.

UNIT - V

IOT SYSTEM DESIGN

DAY - 40

* Basic building blocks of an IOT device

- * IoT devices are connected to the Internet and send information about themselves or about their surroundings over a network.

* The Internet of things is the network of physical objects ie, devices, vehicles, buildings and other items embedded with electronics, software, sensors and network connectivity.

* the Internet of things refers to the set of devices and systems that interconnect real-world sensors and actuators to the Internet. This includes many different types of systems, such as:-

1) Mobile devices


2) Smart meters and objects

3) Wearable devices including clothing, health care implants, smart watches & fitness devices.

4) Internet-connected automobiles

5) Home automation systems including thermostats, lighting and home security.

6) Other measuring sensors for weather, traffic, ocean tides, road signals & more.



- Dot device life cycle -
1. Boot-up - The device reads the firmwave & starts to work as defined.
 2. Activation; Once boot-up is completed, the system reads the configuration, established connection, etc.
 3. Operation - The device performs its defined purpose.
 4. Update! - New firmwave is installed, the device updates and then starts to load the new firmwave.
- The device should complete its previous life cycle before starting the next life cycle every time the firmwave is updated. The device will be re-used for shorter duration. When it does, it recycles the end of the device life cycle.
- called termination.

Dot devices provide interface to various office and sensors -
Devices. Software includes memory interface, I/O interface for sensors, substance connectivity interface, storage interface, etc.

Dot devices provide physical a physical quantity and demands -
Devices that can measure a physical quantity and demands. It can have various types of actuators attached that take action upon the physical events in the vicinity of the device.

Dot communication modules are upgradable for communication - Communication modules are upgradable for sending co-located data to other devices or load based stores and receiving data from others devices.

* Raspberry Pi:

A Raspberry Pi is a credit card-sized computer originally designed for education, inspired by the 1981 BBC Micro. Creator Eben Upton's goal was to create a low-cost device that would improve programming skills and hardware understanding at the pre-university level.

To get the Raspberry Pi working an SD card needs to be prepared with the Linux operating system installed.

Raspberry Pi models have the following features! -

1. Operating system! - Raspbian, Raspbian, Arch Linux, RISC OS, OpenELEC Pidora.

2. Video output :- HDMI composite RCA.


3. Supported resolutions! - 640 x 350 to 1920 x 1200, including 1080p, PAL and NTSC standards.

4. Power source! - micro USB.

The Raspberry Pi comes with a set of 26 exposed vertical pins on the board. These pins are a general purpose input/output interface that is purposely not linked to any specific hardware function on the Raspberry Pi board.

The Raspberry Pi draws its power from a microUSB port and requires a microUSB-to-AC adapter. Because the Pi is a micro computer and not simply a cell phone getting a battery topped off, you need to use a high quality charger with stable power delivery that provides a constant 5V with at least 700mA minimum output for older model units and 2.5A for the Pi3.

- There are several ways like operating systems for the RPI
and there is an operating system called RISC OS that has it's origin at the development of the first RISC chip.
The Raspberry Pi foundation recommends the use of the
Raspbian Linux distributions.
1. SUSE Linux
2. Raspbian
3. Arch Linux ARM
4. OpenSUSE
Raspbian is the derived operating system that the command prompt.
Raspbian is the derived operating system that the download and install the Raspbian pi.
In order to download and install the Raspbian pi.
Operating system enter our Raspbian pi.
1. Download soft Raspbian and with DD GZ manager and
give somewhere easily accessible.
2. Plug the USB memory card reader into your computer
3. Open Win32 Disk Imager
4. Find the location of the image file and the
memory card.



4. OpenPi.
5. Arch Linux ARM
6. Raspbian
7. SUSE Linux
8. Raspbian
9. OpenSUSE
10. Ubuntu Linux Distributions
The Raspberry Pi foundation recommends the use of the
has it's origin at the development of the first RISC chip.
and there is an operating system called RISC OS that
there are several ways like operating systems for the RPI
Day-42

Logging In:-

Now it is time to turn on our Raspberry Pi. When the memory card, HDMI lead, Ethernet cable, mouse and keyboard are plugged in, plug in the power lead.

Wait until your screen reads "raspberrypi login".

Username = pi [Enter]

password = raspberry [Enter]

Starting the Raspberry GUI:-

GUI stands for graphical User Interface and is a type of operating system. It is the most common type of user interface as it is very friendly way for people to interact with the computer. It makes use of pictures, graphics, icons and pointers hence the name "graphical User Interface".

DAY - 43



Raspberry Pi Interfaces:-

Three types of interface is supported by Raspberry Pi.

1. Serial:-

- + It uses serial peripheral for serial communication
- + Transmitter (Tx) and Receiver (Rx) pin is used for
- + Transmit (Tx) and Receive (Rx) pin is used for serial communication.

2. serial peripheral Interface (SPI):-

SPI is a communication protocol used to transfer data between micro-computers like the Raspberry Pi and peripheral devices. These peripheral devices may be either sensors or actuators.

* SPI uses a separate connections to communicate with the target device. These connections are the serial clock (CLK), data input (DIN), data output (DOUT) and chip select (CS).

* The device pin sense pullups are at a regular frequency.

* The device pin sense pullups are at a regular frequency.

* The speed at which the袍谱频率 for a SPI device agree to transfer data to each other.

* The device pin sense pullups are at a regular frequency.

* The MISO pin is a data pin used for the master to receive data from the ADC. Data is read from the bus edge, on the transition from low to high.

* The MISO pin is a data pin used for the master to receive data from the ADC.

* After every clock pulse.

The ADC will take the value of the bus on the rising edge of the clock. This means the value must be set before the

* The master sends data from the袍谱频率 PI to the ADC. Clock is pulled.

* The chip select J12 chooses which parallel SPI device can be used. Of them are multiple SPI devices, they can all share the same CLK, MOSI and MISO.

* The SPI has the following features.

1) 16-bit right aligner.

2) 16-bit receive buffer register (SPR30F) and 16-bit

3) 16-bit transmit data register (SPR20T) and 16-bit

4) Receive buffer emulation alias register (SPR2ETH)

5) 16-bit data and frame generation register (SPR2DTW)


6) 16-bit data and frame generation register (SPR2DTL).

7) 8-bit busy logic generator.

8) 8-bit CRC logic (SPRCL).

6. slave in, master out (MISO) I/O pin
7. slave out, master in (MOSI) I/O pin
8. multiple slave chip select (SPICSes [n]) I/O pins
9. programmable SPI clock frequency range
10. programmable character length (2 to 16 bits)
11. programmable clock phase (delay or no delay)
12. programmable clock polarity (high or low)
13. interrupt capability
14. DMA support (read/write synchronization events)
15. up to 66 MHz operation.

Master - slave Configuration of SPI :-



SPI bus is composed by four signals:-
MOSI, MISO, SCK and SS

Master out slave in
(MISO)

Master in slave out
(MISO)


Serial clock (SCK)
Active low slave select [SS]

→ MOSI :- This pin is used to transmit data out of the SPI module when it is configured as a master and receive data when it is configured as slave.

→ MISO :- This pin is used to transmit data out of the SPI module when it is configured as a slave and receive data when it is configured as master.

→ SS :- This pin is used to output the select signal from the SPI module to another peripheral with which a data transfer is to take place when its configured as a master and its used as an input to receive the slave signal when the SPI is configured as slave.

- A CLK - This pin is used to output the clock signal.
- Reads data from the SPI transmitter and expects to do so which the SPI transmitter data is fed back to the SPI receiver.
- CLK master device will generate a pulse and the data clock is the cause of data.
- SPI master device will generate a pulse and slave devices.
- Serial bus synchronization is better master and slave devices.
- SDR is a synchronous protocol.
- SDR generates a data loop between 2 devices.
- SDR (Serial Data in SDR) and serial data out SDR.
- for SDR, there are serial clock (SCLK), chip select line and enable line.
- (CS), serial data in (SDI) and serial data out (SDO).
- * synchrononous operation, also on rising or falling edge.
- * operates in 1 to 2 MHz range.
- * Master sends out clock and chip select. Arbitration
- * SPI data format and data receive register are the same.
- * the SPI register in the master is created and the main elements of the SPI.
- (8/16/32)
- * the SPI register in the master is created and the SPI register format and data receive register are the same.
- * it counts to communicate both.
- * Master sends out clock and chip select to communicate both.
- * operates in 1 to 2 MHz range.
- * of clock, SDO on rising edge, SDO on falling edge.
- * synchronous operation, also on rising or falling edge.
- * operates in 1 to 2 MHz range.
- logistics responsibility.



principle slave Interfaces

- * Data on the master SPI data transmit register becomes the input data for the slave read from the MISO and the data read from the master SPI data receive register was the data send from the slave from MISO.
- * Data on the shift registers are transferred into data receive register when the transfer completes and this data may be read from data receive register any time before next transfer has completed.

I₂C: Inter-Integrated Communication:-

- * I₂C is a communication protocol that the Raspberry Pi can use to speak to other embedded devices (temperature sensors, displays, accelerometers, etc).
- * I₂C is a useful bus that allows data exchange between microcontrollers and peripherals with a minimum of wiring.
- * I₂C is a two wire bus, the connections are called as SDA (serial Data) and SCL (Serial Clock).
- * As same data & clock lines are shared between multiple slaves, 2 devices to communicate with each other.

General purpose Output (AP20) is a generic pin
on a chip whose behaviour can be controlled by the
user at run time.
The AP20 controller has a number of different types
of connection:-
1. True AP20 pins that you can use to turn LEDs on
and off etc.
2. I2C interface pins that allow you to connect
hardwired modules onto just two control pins.
3. SPI interface pins which support up to four devices, a similar concept to
I2C but uses different standards.
4. Serial RX and TX pins for communication with serial
ports like USB or RS232.
That's python & its way PPI. AP20. A library that
controls LED with Raspberry Pi:-

control AP20 with Python :-

4. Serial RX and TX pins for communication with serial
ports like USB or RS232.
3. SPI interface pins which support up to four devices, a similar concept to
I2C but uses different standards.
2. I2C interface pins that allow you to connect
hardwired modules onto just two control pins.
1. True AP20 pins that you can use to turn LEDs on
and off etc.

General purpose Output (AP20) is a generic pin
on a chip whose behaviour can be controlled by the
user at run time.
The AP20 controller has a number of different types
of connection:-
1. True AP20 pins that you can use to turn LEDs on
and off etc.
2. I2C interface pins that allow you to connect
hardwired modules onto just two control pins.
3. SPI interface pins which support up to four devices, a similar concept to
I2C but uses different standards.
4. Serial RX and TX pins for communication with serial
ports like USB or RS232.

`GPIO.output(7, False)`

`print "Done"`

`GPIO.cleanup()`

Task 1:-

DAY-45

Turn LED on for 2 seconds and off for 1 seconds;
loop forever.

`import RPi.GPIO as GPIO`

`import time`

`def main():`

`GPIO.cleanup()`

`GPIO.setmode(GPIO.BCM) # to use Raspberry Pi board pin numbers`

`GPIO.setup(11, GPIO.OUT) # set up GPIO output channel`

`while True:`

`GPIO.output(11, GPIO.LOW) # set Pi board pin 11 low.`
Turn off LED.

`time.sleep(2)`

`GPIO.output(11, GPIO.HIGH)`

`time.sleep(2)`

`main()`

Interfacing an LCD and switch with Raspberry Pi

`import RPi.GPIO as GPIO`

`# use the pin numbers from the ribbon cable board`

`GPIO.setmode(GPIO.BCM)`

`# setup this pin as input`

`GPIO.setup(17, GPIO.IN)`

`# check the value of the Input pin`

`GPIO.input(17)`

`# Hold down the button, run the command again. The output should be "True".`

`GPIO.input(17)`

define function to measure charge time

main program loop

for i in range(measurement):

measurement += 1

take capto, input (capto) = capto_low;

capacitors read on capto

count loops until voltage across

capto, setup (pipin, capto_low)

time.sleep(0.1)

capto, output (pipin, capto_low)

capto, setup (pipin, capto_out)

discharge capacitor

measurement = 0

def Rctime (pipin):

define function to measure charge time

capto, setmode (capto_Bcm)

broad com apio differences

test the apio library to use

HighLowHighestSense =

* Home Automation :-

DAY-4B

Home automation is the automatic control of electronic devices in your home. These devices are connected to the Internet, which allows them to be controlled remotely.

Interconnected devices enable to intelligently monitor and control smart homes in a future Internet of things.

Home Automation works on 3 levels :-

- 1) monitoring
- 2) control
- 3) automatic.

Smart lighting

Smart control the lights with automation signal system to save energy.

Smart, connected lighting is the next-generation energy-efficient LED products with additional sensors to sense things such as occupancy and temperature.

In automatic light control system, Light Dependent Resistor (LDR) sensor is used to detect bright (medium) dim (dark) conditions.

Smart lighting is considered the one of the main solutions for energy reduction by means of controlling lighting level according to desired need with minimum energy consumption.

Smart - Lightening software suitable motion and light sensors for performing the control algorithms.

Smart Applications:-

extinguisher elements of the IoT. The ability to expand to more commands and change its behaviour makes it an active device / such as the new life heating thermostat or a sky + box.

Smart software can keep track of the items stored and send updaters to the user when an item is low or stolen.

Open Remote is the professional open source middleware.

Open Remote is a state of the art open source software for a different type.

Platform for building control and automation.

Open Remote is a state of the art open source software for a different type.

Open Remote is the professional open source middleware.

Send updaters to the user when an item is low or stolen.

Smart software can keep track of the items stored and

send updaters to the user when an item is low or stolen.

behaviour makes it an active device / such as the new

ability to expand to more commands and change its

extinguisher elements of the IoT. The ability to expand to more commands and change its

Balun Definition

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

Balun is a transformer which converts digital signals and frequencies by maintaining their characteristics and signal quality.

and signal quality.

and signal quality.

2. An RFID is required to validate the presence of the person in the room by tallying his identity with those in the database.
3. A camera is required to click the picture of the room and send it via email as an alarm.
4. An internet connection is required to register all these movements on a website so that it can be accessed from any place and any device.

Smoke for has detection:-

smoke or gas detector sensor which detects the smoke and turns on the buzzer alarm and all these are update on the Web page.

TNQ-2 is a semiconductor type sensor, which can appropriately sense the presence of smoke, LPG, methane, butane and other hydrocarbon.

The TNQ-2 smoke sensor reports smoke by the voltage level as output. The more smoke is there, the greater the voltage output. The TNQ-2 also has a built-in potentiometer to adjust the sensitivity to smoke.

By adjusting the potentiometer, one can change how sensitive it is to smoke, so there is a form of calibration it to adjust how much voltage it will give in relation to the smoke it is exposed to.

Smart City includes :-

1. Smart management of city infrastructure using big data analytics.

2. Collaboration across multiple and disparate agencies.

3. Real-time data collection, enabling quick response using cloud technologies.

4. Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.

5. Better city planning through integrated schematics, projects and management.

6. Networked utilities smart metering and grid management.

7. Building developments more automation, and better management and delivery.

8. City management and security.

9. Co-operation across multiple agencies using mobile technologies.

10. Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.

11. Smart management of city infrastructure using management and security.

12. Smart city features :-



- Management and security.
- Better city planning through integrated schematics, projects and management.
- Building developments more automation, and better management and delivery.
- Networked utilities smart metering and grid management.
- Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.
- City management and security.
- Co-operation across multiple agencies using mobile technologies.
- Real-time data collection, enabling quick response using cloud technologies.
- Improved public safety and law enforcement and more efficient emergency response.
- Management and security.

Smart city features :-

- Management and security.
- Better city planning through integrated schematics, projects and management.
- Building developments more automation, and better management and delivery.
- Networked utilities smart metering and grid management.
- Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.
- City management and security.
- Co-operation across multiple agencies using mobile technologies.
- Real-time data collection, enabling quick response using cloud technologies.
- Improved public safety and law enforcement and more efficient emergency response.
- Management and security.

Geographic area and process to real-time to plan about a suitable building process in a particular area for a particular application system particularly features of a particular application system can be accessed by different small parts of application can be accessed from same phones, servers to user you can get part, to affect the site, to affect the site to early at earliest.

- Day - 9
- * Smart City
1. Smart management of city infrastructure using management and security.
2. Collaboration across multiple and disparate agencies.
3. Real-time data collection, enabling quick response using cloud technologies.
4. Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.
5. Better city planning through integrated schematics, projects and management.
6. Networked utilities smart metering and grid management.
7. Building developments more automation, and better management and delivery.
8. City management and security.
9. Co-operation across multiple agencies using mobile technologies.
10. Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.
11. Smart management of city infrastructure using management and security.
12. Smart city features :-
- Management and security.
 - Better city planning through integrated schematics, projects and management.
 - Building developments more automation, and better management and delivery.
 - Networked utilities smart metering and grid management.
 - Enhanced security :- Improved public safety and law enforcement and more efficient emergency response.
 - City management and security.
 - Co-operation across multiple agencies using mobile technologies.
 - Real-time data collection, enabling quick response using cloud technologies.
 - Improved public safety and law enforcement and more efficient emergency response.
 - Management and security.
- Geographic area and process to real-time to plan about a suitable building process in a particular area for a particular application system can be accessed by different small parts of application can be accessed from same phones, servers to user you can get part, to affect the site, to affect the site to early at earliest.



derivative of
area bounded by
and bounded
at a rate larger

- 88/108 moves

Established, primarily communication facilities to meet the early demand, provide small-scale services to meet the early demand, better serve the application layer where services are better suited to the lower layers where more detailed information is needed to the point of not to provide the same level of service.

the same part of the system to watch changes on the database and trigger actions and updates as changes happen.

Network Layer - TCP/IP Our Ethernet port connects to the Internet for some access to the same port number.

Femur Layer - This defines a platform to hold bone marrow cells are embedded into the porous bone to support bone growth, and RPD dentures located near bone presence absence, and RPD dentures located at the porous gates and strategic points to the different caries based on a unique pattern are used to identify caries between PFD teeth and caries.

- ④ Application layer
 - ⑤ End-to-end layer

- Net sales longer (P)

- whose business (1)

- shorter by $\frac{1}{2}$

- where to next (1)

4th technology
in clouds for larger


Smart Lightcap:-

smart light infrastructure is the backbone of the IoT in small cities. Smart and wireless street light luminaires can act as service gateways for other street level IoT devices.

smart street lights are intelligent lights that gather dynamic data i.e., data that keep changing dynamically by time, through some sensors and generate required information for the request claimed by a citizen on road.

Smart Roads !-

sensor is installed on road to provides road traffic condition, travel time estimation, congestion and accident.



Smart roads characteristics

* sensor collect this information and stored on the central database using cloud. This information helps for solving traffic congestion, making safe driving, keeping road condition upto date.

- Environment :-**
1. Solar light :- Use it a photodiode as a solar battery.
 2. Humidity :- Use it a analog output humidity sensor.
 3. Temperature :- Use it a digital bit-stream temperature sensor like wireless medium encoding.
 4. Air pollution monitor :- Air monitor sensor to measure the air pollution throughout the city.
 5. Air monitor :- Air monitor sensors send the measurement of air quality to a gateway.
- Output :-**
- + User can access the information from the cloud.
 - + User also get user fine information.
- Conclusion :-**
- Implementation :-**
- Advantages :-**
- + User can access the information from the cloud.
 - + User also get user fine information.
- Disadvantages :-**
- It is a mobile device.
 - Computer in a pollution area.
 - Quality throughout the city, including air pollution.
 - Application server provides information regarding air pollution.
 - Sensors in the center and provide measurement data to application three users.
 - Can detect by application to the source emit information to the source and provide measurement.
 - Application can detect air pollution in the city, including air pollution.
 - Application can detect air pollution in the city, including air pollution.

Noise pollution monitoring:-

Nowadays, assessment of environmental noise in urban areas is mainly carried out by officials who collect data at a sparse set of locations, by setting up sound level meters during a short period of time.

The sensors interface with microcontroller which processes this data and transmits it over internet. Also allows authorities to monitor air pollution in different areas and take action against it.

Forest fire detection:-

The forecast forest fires cannot be detected by the satellites fire spreads uncontrollable. the wireless sensor network can detect and forecast forest fire more perfectly and accurately than the traditional satellite-based detection approach. This requires constant surveillance of the forest area. Wireless sensor networks (WSN) can potentially provide solution for these detection process.

River flood detection:-

Dot based river monitoring uses sensor to monitor water level and flow rate.

Various sensors collect the information and send to the local processing center. processing sensor process the data and stored on the cloud.

Maculate diagnosis and prognosis:-

Not plays an important role in both diagnosis and

Maculate diagnosis and prognosis:-
Maculate diagnosis and prognosis
progress.
Maculate diagnosis and prognosis
have been the considerable source of confusion.

base mainly on the same stage that could be gained from
the potential advantage due to time due
reducing downtime, decreasing maintenance costs and
increasing machine availability.

Adduce the benefit of maintenance to the environment in factory, indoor

To house healthily environment in factory, indoor
all quality is maintained. factory provides safety
environment to source.

changing gases (CO_2 , NO and NO_2) in the
factory, source is used to monitor the air quality
generally, greater problem for source. To avoid
this, source is measured at different location
to room.

Big quantity is measured at different location
as well as sensor placed, sensor send alert to authority
and it is also give the alarm.