

Steady-state layer temperatures after thermal-silicon optimization (ϕ -HBM: 4 NVDRAM + 8 DRAM, 30 × 22 mm, active R/W; dashed = footprints)

