

Steady-state layer temperatures after thermal-silicon optimization ( $\phi$ -HBM: 4 NVDRAM + 8 DRAM, 30 × 22 mm; dashed = memory-stack footprints)

