

Layerwise stack temperature — after thermal-silicon optimization
all-DRAM vs ϕ -HBM (30 × 22 mm); per-die peak under the stacks, active read/write ($\alpha_w=0.24$, 4.4 TB/s/stack, 70/90 fJ/bit)

