udemy

CERTIFICATE OF COMPLETION

System Design using Verilog

Instructors **Dr. Yogesh Misra**

Sankalp Mahapatra

Date **Jan. 6, 2025**

Length **30.5 total hours**