


Number Representation

- ✓ 1. Number System
- ✓ 2. Conversion
- ✓ 3. Complement (r^1 's, $r-1$'s)

Numbers used → 1. Fixed Point } Number Representation
 → 2. Floating Point }
 → 23.24, etc. 0101.110, etc.


- Fixed point: fixed radix | decimal point. { Integers or without Has no decimal point. radix? } .
 eg: 43, 2, 31, etc, 1010, etc.

Stores :- 1) Number → (use registers as store binary).
 (when stores value)
 2) Sign of number → [Comb'n of flip flops].
 3) Decimal points (Radix). eg: 8 bit register
 → use 0 & 1 also. If 0 → positive number.
 [1 → negative number]

→ (a) Fixed point :- eg: 8 bit reg. Assume decimal point is to Dec. point is fixed. extreme right or extreme left. (fixed)
 → integer no. → fractional no (only assume not stored)

 • [Only assumption, not actual store decimal point.]

→ (b) Floating point:-

On next page (2nd next)



$+2 \Rightarrow 0000$
 $-2 \Rightarrow 10000010$
 $+2 \Rightarrow 0010$
 $-2 \Rightarrow 1010$

$\Rightarrow 0000$ 2 separate
 $\Rightarrow 1000$ represⁿ
 $\Rightarrow 1001$ (It must
not be).

also not gives effective
lit in addⁿ / subtrⁿ

$$3-1 \Rightarrow 3+(-1) = 2$$

$$\begin{array}{r} 0011 \\ + 1001 \\ \hline 1100 \end{array}$$

↑ not equal.

used.)

X

→ 7 to 7 go only)

Store 1's complement
instead of magnitude
of positive one.

$$+2 \Rightarrow 00000010$$

$$-2 \Rightarrow 11111101$$

{ sign bit always } for -ve?

$0 \Rightarrow 1111$ 2 repesⁿ
 $0 \Rightarrow 0000$ (Must
not be).

1 = 0001
2 = 0010
3 = 0011
4 = 0100

-1 = 1110
-2 = 1101
-3 = 1100

eg: $3+(-1)=3-1=2$

$\begin{array}{r} 0011 \\ + 1110 \\ \hline 0001 \end{array}$ (Overflow)
if carry, so add. $\underline{0010}$ (Ans).

(But less used).

Store 2's complement
instead of magnitude
of positive one.

$$+2 \Rightarrow 00000010$$

$$-2 \Rightarrow 11111101$$

$0 \Rightarrow 0000$ ✓
[only one representation
for zero here]

Range: $[-2^{n-1} \text{ to } 2^{n-1}-1]$

eg: $-1 = 1111$
 $-2 = 1110$

for 4 bit $\Rightarrow [-8 \text{ to } +7]$.

(-8 able to be stored)

eg: $3+(-1)=2$

$\begin{array}{r} 0011 \\ + 1111 \\ \hline 0010 \end{array}$ (2). Ans
(discard carry))

Use it in m/c if Best

* Decimal Number :- [Number = $M \times 10^e$] → exponent. → radix/base.


(Floating point representation). Mantissa (Significant)

(Single point precision) 32 bit → 64 bit (Double point precision) → mantissa.
Store all, 3 (Mantissa, exponent, sign, decimal point, e can be +ve or -ve or not.) What to store or not?

{Not store radix}

Sign of number ← → sign of exponent.

"Representation":



(e) exponent (3 bits) Mantissa (M) (4 bits).

eg: $-(-13.9)_{10} \Rightarrow -(1101.1110)_2$

$$M \times 2^e \Rightarrow M \times 2^e$$

$$\begin{array}{r} 131 \\ 2 | 67 \\ 2 | 33 \\ 2 | 17 \\ \hline 1 \end{array}$$

X
[Demormalized form]

- Decimal point shifted to extreme left.

→ eg: 0.11011100 ;

{0.M}.

Mantissa.
(9 bits here)
→ reg.

Normalized form
(Use it)

- Shift decimal point shifted to extreme left + NSB must be 1. (only it stored)

eg: 1.1011100

{1.M} not stored in register.

Mantissa.
(8 bits here)
→ reg.

Adv: only store M. not 1.

{Shift that much left only till where get 1 one before point?}

1	0	0	1	1	1	0	1
7	6	5	4	3	2	1	0

exponent Mantissa.

{ least accurate
In 8 bit, stored
Initial 3 bits of M

Number $\Rightarrow 1 \cdot M \times 2^e$ } 9 bit number stored using
8 bit as "1" not stored
 $-1.101 \dots \times 2^{+011}$ (not accurate).

- More in exponent bits $\Rightarrow \uparrow$ in range.
- More in mantissa bits $\Rightarrow \uparrow$ in accuracy

eg: $13 \Rightarrow (11.010)_2 \Rightarrow 1 \cdot \underbrace{10}_{M} \times 2^3 = 1 \cdot 10 \times 2^{+011}$
[Normalised form].

$+13 \Rightarrow$	0	0	1	1	1	0	1
	7	6	5	4	3	2	1

{ Here as only 8 bit \Rightarrow So, -13 same as -13.97
as accuracy less }

Both fixed point & floating point \Rightarrow Stored / Implemented
using floating point representation Only

7.1 G
20/4/8

2645

* Biased Exponent :- { bits of exponent & range }

If we remove sign of exponent, we can expand bits of exponent.
By adding biased number of exponent.

$$\text{Biased exponent} = \text{Biased No.} + (+) \text{exponent}$$

$$1. \text{ Biased number} = \lfloor \frac{15}{2} \rfloor = 7$$

$$2. 2^{n-1} - 1 = 2^{4-1} - 1 = 8 - 1 = 7$$

$$3. \text{ Biased exponent} = \text{Biased No.} + \text{exp}$$

Unbiased exponent \rightarrow -7 to 8

$$\Rightarrow (-13.9)_{10} = -(1101.11100)_2$$

eg :-

$\boxed{1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1}$

$\underbrace{\text{Biased exponent}}_M$


$$\text{Unbiased exponent} = (011) = 3$$

$$\text{Biased exponent} = 3 + 7 = 10 \quad (1010). \text{ Ans}$$

* IEEE standards for floating point representation :-


1. Single Point Precision (32 bit)

2. Double Point Precision (64 bit).



$$\text{Biased number} = \left\lfloor \frac{255}{2} \right\rfloor = 127$$

[for normalized form]



For denormalized form :-

Biased number ~~(1010)~~

$$= \left\lfloor \frac{(256*8)-1}{2} \right\rfloor = 1023.$$

Ans.


* Arithmetic Operations :-

1.) Addition / Subtraction :-


O.P.	Addition	Subtraction
$(+A) + (+B)$	$+ (A+B)$	$A < B$ $(B-A)$
$(+A) + (-B)$		$A > B$ $(A-B)$
$(-A) + (+B)$		$+ (B-A)$
$(-A) + (-B)$	$- (A+B)$	$- (A-B)$
$(+A) - (+B)$		$- (B-A)$
$(+A) - (-B)$	$+ (A+B)$	$+ (A-B)$
$(-A) - (+B)$	$- (A+B)$	
$(-A) - (-B)$		$+ (B-A)$
		$- (A-B)$

Hardware Implementation :-

★ Algorithm :-





Multiplication :- Unsigned Numbers Only




Hardware Implementation

* Unsigned Number Multiplication :-


Algorithm :-



#



? shr = shift right (logical)




$$\text{eg: } 11 \times 8 \rightarrow 1011$$

$$\begin{array}{r} 1011 \\ \times 1000 \\ \hline ? \end{array}$$

C	A	Q	B	SC
0	0000	1000	1011	4
0	0000	0100	1011	3
0	0000	0010	1011	2
0	0000	0001	1011	1
0	0101	1000	1011	0

result = 88.

long.



"Computer Architecture"

★ Signed numbers multiplication → (Booth's multiplication)
 (Use signed 2's complement representation) algo Dev

$$\begin{array}{r} 1101 \rightarrow -3 \\ 110 \rightarrow -2 \\ \hline 1100 \end{array}$$

(2's Complement multiplication)

1111 → -1 "Properties"

0000 → 0 1. If 4 bits: last bit (MSB) is 1 then

0010 → 2 i.e. numbers: (+ve -ve value)

0011 → 3 2. If 14 = 110 → If continuous seq of

-3 = 110 = $2^0 + 2^2 - 8 = -3$ sign 1 is in 14 → 2³ to 2¹

so, written as: $-2^k + 2^{n-k}$

eg: 14: $2^{3+2} - 2^1 \Rightarrow 2^4 - 2^1 = 14$ binary

3. If not contiguous 1s & 0's →
 eg: $0.11\cancel{1}\cancel{0}\cancel{1}0 = 58$

Read 1st 1 from RHS: subtract put as -ve
 rest 0 from RHS: plus bit=1 add it.
 If continuous 0's or 1's → not do anything

(a) 1 (in seq of 1's) → -2^k

(b) 0 (if prioritized) → $+2^k$

(c) If 1 (prioritized) } → nothing
 If 0 (prioritized)

-2 in 8 bits: $\boxed{10000001}$ → Signed magnitude

$\underline{\underline{10000001}}$ 7.6.5 43.2 1 0

Signed 1's



$\boxed{11111101}$ 6.5.4 3.2.1 0

Signed 2's

* Booth's uses 3rd pass to multiply -ve numbers.



(\rightarrow multiplication
X.3 multiplication)

H/W Implementation :-



Multiply

Algorithm:-



Types of shift

Shifting :- circular shift:-

$0011 = 1001$ (classmate)
 (sh) (sh) logical shift : $0011 = 0001$ (to always
 (left) (right) : arithmetic left-shift :- 0001 (five)
 (MSB) 1001 (one)

* Result in AC, Q both]

used for subtraction.

$$\text{Eg: } -7 \times 3 = ?$$

$$[B = -7] = 1001 : \bar{B} + 1 = 0111$$

Ans:- If 4bit B, Q :- AC is of 4 bits also same as 8 bit

$$AC \quad Q_n \quad Q_{n+1} \quad B, J \quad SC$$

0000	0011	0000	1001	4
+1	0010	0000	AC=AC-B	
0011	1001	0000	answ	3
ashw	1	1		
1000	1100	1	AC=AC+B	
1000	1100	1	ashw	2
ashw	0110	0	ashw	1
ashw, 0	1110	0	ashw	0 (end)

(-venumber) Result :- $-128 + 64 + 32 + 8 + 2 + 1 = -21$. Ans .

3 ways:- (Using prop ①)

$$2^0 - 2^0 + 2^2 - 2^3 + 2^4 - 2^5 = -21. \text{ Ans.}$$

(Using prop ③).

$$3.) 2^1 \text{ comp: } 00010100$$

$$\overline{00010101} (21) \text{ Ans} = 21$$

7. $\begin{array}{r} \text{Quotient:} \\ \text{---} \\ \text{X} \end{array}$

Dividend :-

* Division algorithm :-

$$\begin{array}{r} \text{Divisor} \\ \text{---} \\ \text{X} \\ \text{---} \\ \text{X} \end{array}$$

Scans dividend from left \rightarrow right. Perform only if equal or greater than. If not, move right & add 0 to quotient & so on.

(add 1 to quotient)

Divide overflow: If quotient bits $>$ divisor bits.

Happen when first n bits of dividend \geq divisor.

No overflow if first n bits of dividend $<$ divisor.

Hardwired implementation :- Here shift leftwards & increase number.

(will be carry generated or not) Non arithmetic as always 0 is added.

flip flop
[E] \uparrow
A reg \leftarrow Q reg
B reg :
Accumulator
Complementer

O.
(Accumulator)
(A=0 initially)
(Final result here)
Dividend in A
Divisor in B
SC = initial no. of bits
Dividend stored in 2 times size reg as of divisor.

Shift EA, and EA \leftarrow A-B
Result in A, carry so is in E
Size reg as of divisor.

No
Division correct
Yes
(more subtracted smaller divisor
(less))
X must not do it

Q₀ = 1 (LSB)
(Quotient)
Q₀ \leftarrow 0
EA \leftarrow EA + B
(original register as
Subtracted wrongly)

SC \leftarrow SC - 1
SC = 0
end

Restoring method of Division (as restore minuses by adding if subtracted wrongly).

equal or
storing

eg: $7/3 = ?$

$7 = 0111 \Rightarrow 11 \overline{)0111}$

 $A, Q \geq 7 = 0111$
 $B \Rightarrow 3 = 0011$ (4 bits) $\Rightarrow AQ$ size = 8 bits
(double of B).rd \geq divisor

3

(complement) $\bar{B} + 1 = 110$ (2's comp. of B).
Ex: carry generated, A is +ve, if not $\Rightarrow A$ is -ve.

E A : Q : B : SC

$$\begin{array}{r} 0 \\ 0 \\ + 1101 \\ \hline 1101(-ve) \end{array}$$

↓
shift EAB
A-B.

$$\begin{array}{r} 1 \\ + 0011(B) \\ \hline 1100 \end{array}$$

↓
(EA+EA+B) 3.

$$\begin{array}{r} 0 \\ + 110 \\ \hline 1100 \end{array}$$

↓
shift EAB
(Q₀=0, A+B)

inspecting

of bits

$$\begin{array}{r} 1 \\ + 001 \\ \hline 1100 \end{array}$$

↓
2

$$\begin{array}{r} 1 \\ + 000 \\ \hline 1000 \end{array}$$

↓
shift EAB

div 2 times

divider.

$$\begin{array}{r} 0 \\ + 110 \\ \hline 100 \end{array}$$

↓
so is in E₁
new (not yet)
not do it)

$$\begin{array}{r} 0 \\ + 000 \\ \hline 000 \end{array}$$

↓
wrong way

$$\begin{array}{r} 0 \\ + 110 \\ \hline 100 \end{array}$$

↓
A-B

$$\begin{array}{r} 1 \\ + 001 \\ \hline 100 \end{array}$$

↓
(reverse)
0

$$\begin{array}{r} 1 \\ + 000 \\ \hline 000 \end{array}$$

↓
0

remainder Question: Ans
(1)one by
method

* Non-restoring method of Division :-

Algorithm :

Start

$A \leftarrow 0$
 $B \leftarrow \text{divisor}$
 $Q \leftarrow \text{Dividend}$

Do Yes
 $A \leq 0$

Shift Left AQ
 $A \leftarrow A+B$

No
j

Yes
 $A < 0$

No

Shift Left AQ
 $A \leftarrow A-B$

Yes

$Q_0 \leftarrow 0$

$Q_0 \leftarrow 1$

$SC \leftarrow SC-1$

$A \leftarrow A+B$

to
 $SC = 0$

$A \leftarrow A-B$

$A < 0$

No
end

P.T.O.

Date _____
Page _____
classmate

eg: 7/3 $\bar{3}+1=1101$.

classmate
Date _____
Page _____

A	B	SC
0000	0111	0011
0000	1110	4.
+1101		
<u>1101</u>	1110	
1101	1100	3
1011	1100	
+1001	1100	
<u>1110</u>	1100	2
1110	1100	
1101	1000	
+1001	1000	
<u>1101</u>	1000	1
0000	1000	
0001	0010	
+1101	0010	
<u>1110</u>	0010	0
0001	0010	
+1001	0010	
<u>0001</u>	0010	
Remainder	Quotient	$\therefore \text{Quotient} = 0010 = 2$
		$\text{Remainder} = 0001 = 1$

— X —

Floating point Arithmetic : (no numericals in exam from it.)

"How"

→ (from n line b/w devices)



Data
Data 2

Processor
Processor
Memory
Memory
I/O Device
Processor
Processor
Memory
Memory
System Bus (Multiplexing)
Processor
Processor
Memory
Memory
I/O Device
Processor
Processor
Memory
Memory
I/O Device

"Bus interconnection" :- Memory is expansive.

① Data busline ② Address bus ③ Control bus ④ Process. dist.

[data width]

② Address bus : - Address line :- Address is sequential.

③ Control bus : - Control bus is parallel.

④ Process. dist. : - Processor distribution.

→ Data width → word size / data request size, i.e. (No. of data lines).
→ No. of lines & {
 1. No. of byte
 2. No. of address lines }
→ controlled by memory size.

→ Address line :- Add "n" of memory location put here.
 → [no. of address lines, Size of memory]
 → [no. of address line & addressable words in memory].

③ Control bus :- control signals. Signals which control memory.

(Cache → Mem.)

(Cache → I/O)

(Mem. → I/O)

(I/O → I/O)

(Processor → Cache)

(Processor → Mem.)

(Processor → I/O)

(Cache → Processor)

(Mem. → Processor)

(I/O → Processor)

(Processor → Processor)

(Cache → Cache)

(Mem. → Mem.)

(I/O → I/O)

(Processor → I/O)

(Cache → I/O)

(Mem. → I/O)

(I/O → Cache)

(I/O → Mem.)

(I/O → I/O)

(Processor → I/O)

(Cache → I/O)

(Mem. → I/O)

(I/O → Processor)

(I/O → Cache)

(I/O → Mem.)

(I/O → I/O)

(Processor → Processor)

(Cache → Cache)

(Mem. → Mem.)

- Bus design: Take in note these points →

1) Elements of bus design. ⇒

(i) Bus type: what type of data carry:

Multiplexed bus $\xleftarrow{\text{"2 types"}}$ Dedicated bus

Some bus is used for (dedicated for purpose)

transfers data as well as addresses.

Programmatically assigned either to one function;

i.e., to carry data or to carry address, or we can

use these lines for physical subsets of complete components,

(I/O & Processor, 2 devices intended etc.)

• Adv: - No conflict for system bus for 2 devices

(I/O & Processor, 2 devices intended etc.)

• Disadv: Throughput, efficiency ↑.

(Config) valid line. • Disadv: Price ↑, space ↑.

2) I/O configuration: All check them address putted belongs to that device, then data at address

valid line (Device is valid & we can access it) is copied on multiplexed bus & can be read data.

Adv: - Space ↓, Cost ↓.

Disadv: Complexity ↑ (Need control lines more), Difficult to implement.

• Multiplexed bus arbitration: Centralized (only 1 central arbiter)

[Do True
As


Decentralized (multiple no. of arbiters)

Process of sharing bus among multiple devices

• Arbitration: - controller do arbitration. Can be up or other device also.

In decentralized, each device has own controller/arbiter

Centralized arbitration ⇒ Bus grant line in a serial fashion covers all I/O devices, comes from arbiter.



Priority
(I/O)

(Daisy Chain Architecture)
or Single Level Architecture.



(least priority)


All connected in a chain.

- OR logic:- multiple devices can generate bus request at same time
Hence Arbiter can tell that someone demands bus but not tell how many demand as only 1 go to it.

Arbiter checks timely buses. As soon as bus goes, sends Grant signal. As socially connected, so just go to closer to arbiter device. \rightarrow It's diodes. else. Others come, slower also. No matter. steering state

- If 1st I/O not need bus, pass grant signal to next device & so on.


Priority Arbiter:- Devices divided on priority levels.



- Here have 2 levels. Disadv:- If some priority device need bus, then which one is closer, gets first grant.

Decentralized Arbiter \Rightarrow

- 1st way: all connected serially
- 2nd way: keep encoder & decoder. Requests go to encoder, decode it & generate single op. e.g. use 4×2 decoder encoder, then 2×4 decoder. One of them is activated. 1 of them is activated.



Decentralized Arbitration Algo :- Every single device has own centralised arbitration. Every single bus request passes through all controllers.

1.7 Bus arbitration : Bus grants time to all devices in a chain order serially.

- Bus request line connected separately to each one.
- PI of first device is always at high logic level (1).
- If D_{st} requests bus, checking $PI = \text{high, true}$, If yes, so it gets bus & further devices can't pass. Passes PO as 0 and hence PI of next=0 also.
- Rest devices in starvation phase until D_{st} done.
- not completed its work
- If D_{st} goes I/O_1 , so PI passes down the line. So $PO=1$ \Rightarrow next $PI=1$ goes. So get bus by who has $PI=1$ requesting bus. And so will pass. D_{st} can't down the line.


2) Parallel Arbitration :- Each bus has 2 logics: ACK & Req.

(Device enabled when $\begin{cases} \text{All devices generate seq. at same time} \\ \text{if (Req)} \end{cases}$) \vee $\begin{cases} \text{Encode them. Decode them} \\ \text{and then any one line will be} \\ \text{enabled. (eg: } \overline{\overline{0001}} \text{) activated.} \end{cases}$

2) Parallel Arbitration: - Each bus has 2 logics ACK & Req.
 (Jittering Logic)
 (Device enabled when All devices generate req. at same time
 and then any one line will be activated.)
 (No race condition)

(~~Device enabled when get ACK = 1 & access bus now~~)

(Send req. through ~~Req~~ lines)



- No priority queue. Decide tick on basis of object descriptor only

(II/p) (off)

Diagram illustrating the multiplication of a 2x4 matrix by a 4x1 column vector:

$$\begin{matrix} & \begin{matrix} 0 & 0 \\ 0 & 1 \end{matrix} \\ \begin{matrix} 0 & 1 \\ 1 & 0 \end{matrix} & \rightarrow \begin{matrix} 2 \times 4 \\ \text{decider} \end{matrix} \\ \boxed{\begin{matrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{matrix}} & \rightarrow \begin{matrix} 0 & 0 \\ 0 & 1 \end{matrix} \end{matrix}$$

4th
1st 300

- Check Bus Busy line, while asking for bus each time. If on busy line \Rightarrow generate next request.

Static Algorithms (cannot change process). Here always clear one note first so above all fixed algo. cannot change logics alone. All called

Above all fixed algo. cannot change logics above. All called Static Algorithms. (cannot change process). Here always closest one gets first. So

→ Economic Algorithms :-
(use them to counter it)

1) First come first serve: Disadv: If each time same requests first, so get agm & agm.

2) least recently used: B=5 used, A=1 used. So A get.

~~No starvation~~
3) Round Robin / Time slice: Time divided. Given to each device equally time slots in round fashion.
~~no priority~~
etc
(start from A (10 sec). If need, so access, if no need, pass it & go to 1st again)

• Elements of bus design \Rightarrow (Continued)

(iii) Bus Timing: (Event has to be synchronized. Event just starts & event 2 ends off.)

Starts off { 6.) D

and off { 7.) U

and off { 8.) O

Synchronous \rightarrow Asynchronous.


Synchronous Bus Access :-

• Bus timing suffers to a way in which the events are coordinated on the bus.

events

\rightarrow Coordinated with clock cycle.

1 clock cycle \Rightarrow



1 clock cycle


With Synchronous timing, the occurrence of event on the bus is determined by a single clock. The bus design

now includes a clock line which is used to transmit a regular sequence of alternating 1's and 0's of equal duration.

known as clock cycle or bus cycle.


In synchronous bus timing, all other devices connected to bus regularly reads the clock and all event

starts at beginning of clock cycle.



Read operation

Data



* Delay: to get stable address get.

* Address enable: control signal to tell valid updated add.

↳ Time to start now record as psw has ended.

Readopen :- All device check which has that address, loads data on data line.

* Read time :- to tell that read this data. (It is a second event). After completion of previous

(add enable), start it now. It remains

high till read open has completed.

As soon as get read data, it gets low.

Write open :- First load some data. So put add on add bus.


As add enable high. Data loaded on data bus

in T_2 cycle. After some delay (data on data bus spill now), now write line ↑.

Asynchronous Bus Timing :-

↓ P.T.O.

(Direct processor end)




→ (done at memory end)

(Read operation)

- No clock here. Use 3rd party control signal. [ACK] used here

Computer Architecture :-



Serial Arch : Von-Neumann Arch.

Parallel Arch.

→ Instruction executed serially.

→ To achieve parallelism → Instruction parallel execute


→ Data parallel execute / Instruction parallel execute

Input → Output → Forward program flow

(Von-Neumann Arch.)

- Earlier, processes collect/grouped set of instrn \Rightarrow Jobs and then give it to one as I.P to Control Unit (control same opn). Then process it & give o/p. \Rightarrow Before Von-Neumann
- Instruction not stored in memory.


- Von Neumann \Rightarrow said \rightarrow store program & data (variables) both in memory. Hence called Stored Program Architecture.



- finançons

- Parallel exec :- so that can execute multiple instr at a time
or fetch multiple data at a time .


 - Divide processes memory in modules for it .
 - If fetch multiple data \Rightarrow memory in multiple modules



- Dec can divide Processing Unit \Rightarrow Model for Parallel Arch. \rightarrow Flynn's Model Classification
 - Comp. such divided by using Instruction & Data Stream concept.
 - Instructions \rightarrow 2 parts :- ADD : 
 - (1) \uparrow op code
 - (2) \uparrow address
 - (3) \uparrow operand

Add of $\frac{A}{B}$ to C

eg: $C = A + B$
 - Memory \rightarrow sequential. A, B can be in ~~concurrent~~ memory.



- Comp. arch. divided by using Instruction & Data Stream concept.
 - Instruction → 2 parts :- ADD.

OP : $C = A + B$


A : 0000...0000

D : 0000...0000

eg : $C = A + B$

↳ fetched also in memory

↳ op code (operation code) → pass to bus to get operation spec.
 - Memory → sequential. A, B can be in consecutive memory.
 - # Sequence to execute instruction.
 - 1.) Fetch, ~~execute~~ instn.
 - 2.) Decode
 - 3.) Fetch, data..
 - eg:



• Instruction Stream

→ Flow of instrn

(processor demands it
from memory location)

• One time flow. Only from
memory to processor.

• Flow of instrn from memory to
CPU established.

Per instrn: Access / flow of memory for instrn fetch $\Rightarrow 1$

Access / flow of memory for data fetch $\Rightarrow 0.5$

• Operand further divided in 2 parts:-

Instruction: [op] [addr]

(parts)

Following operand

mode → How to fetch data from location specified

Eg.: Direct: (0) → get data directly at location.

Indirect: (1)

it is memory location where address of
data stored.

Oprom
Mode

If each has 1 instrn & 1 data stream \Rightarrow at a time can
only fetch 1 instrn / data, executed on fetched data
time only. \Rightarrow Serial Exec. (SISD): Single Instrn
Single Data. (Called).

SIMD

MISD

MIMD

Pure Parallel architecture. Both
executed parallelly.

Memory access per instruction = $1 + 0.5(1 \text{ instrn access} + 0.5 \text{ data access})$

• Data Stream

→ Flow of data

(processor demands it
from memory loc.)

or vice versa

• from proc to memory &
memory to processor both

flows of operands

Access / flow of memory for instrn fetch $\Rightarrow 1$


Access / flow of memory for data fetch $\Rightarrow 0.5$

~~ISID :-~~

$C = A + B$

Passed here from CPU to IS.

~~(Classical
Von
Neumann
Arch)~~



Classification
Data
Prog.
 $I_1 = DS - I$

(IS) Instruction Stream (Unidirectional)

~~* Draw best arch~~

~~ISID~~


~~ISID~~

~~ISID~~

~~* MISD :-~~

~~MISD~~

~~Data (Memory)~~




processors in locked busin state. Until proc instn not completed, not go other instn. Wait. Cannot assume "safe" jump to next instn.


"More correct"

(Cat b) same clock cycle
several access (partition)


2) SIMD :-



3) MISD :- $IS > 1$, $DS = 1$



4) MMD : $IS, DS > 1$. (Parallel, partially) : No locked stepped bus



* Computer cycles per instruction (CPI) is 1.0 when all memory accesses are cache hits. The only data access case, loads and stores, representing a total of 50% of instructions. "Imp"



* SIMD also called { synchronous execution arch }
{ Lock step arch. }

QSC

* System performance attribute :-

1. CPI (Clock rate) :- [Cycle per instruction.]

Signal of alternating 0, 1 to synchronize.


{ Clock cycle \Rightarrow }

1 1 0 ;

- The processor is driven by a clock with constant clock time measured in nano-seconds (nsec).
- Clock rate is defined as inverse of clock cycle. ~~Processor Speed~~ (2) $\frac{1}{T}$
- and is expressed in MegaHz (MHz).
- Clock frequency $= \frac{1}{T}$.

I.C. (Instruction count) \Rightarrow Defines size of program. I.C. and diff. of prog. determined by instruction count. Instructions may require diff. clock cycles to execute.

"Flowchart": "flow of insp'n execution"



Scanned by CamScanner

Memory cycle slower than processor cycle.

classmate
Date _____
Page _____

If more processor cycles \Rightarrow as they are more fast. So less time

Time = I.C. \times CPI \times T $\xrightarrow{\text{depends on type of instrn}}$

Time = I.C. \times $(P + M \times K) \times T$. $\xrightarrow{\text{factor (constant)}}$

processor
type instrn
cycle
(fast) memory
cycle
(slow) faster than processor &
memory cycle.

To equalise $P_M \Rightarrow M \times K$ done. As M already less fraction.

$\rightarrow X \rightarrow$